

## **TFP201, TFP201A Design Notes**

---

*Digital Visual Interface*

### **ABSTRACT**

The Texas Instruments TFP201 is one device in a family of TI *PanelBus*<sup>™</sup> flat panel display products that simplifies digital display systems design by offering value added flexibility and reliability to the system designer. The TFP201 is a DVI compliant flat panel digital receiver that supports display resolutions ranging from VGA to SXGA in 24-bit, true-color pixel format. The TFP201 offers design flexibility in that it can be configured to drive one or two pixels per clock and supports TFT or DSTN panels.

The TFP201 combines *PanelBus*<sup>™</sup> circuit innovation with TI's advanced 0.18- $\mu$ m EPIC-5<sup>™</sup> CMOS process technology along with TI PowerPAD<sup>™</sup> package technology to achieve a reliable, low-powered, low noise, high-speed digital solution to digital visual interfacing.

### **Fundamental Operation**

The TFP201 is a DVI (Digital Visual Interface) compliant digital receiver that is used in digital flat panel display systems to receive and decode T.M.D.S. encoded RGB pixel data streams. In a digital display system a host, usually a PC or workstation, contains a DVI compliant transmitter that receives 24-bit pixel data along with appropriate control signals and encodes them into a high-speed low-voltage differential serial bit stream fit for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, requires a DVI compliant receiver like the TI TFP201 to decode the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat panel drive circuitry to produce an image on the display. Since the host and display can be separated by distances up to 5 meters or more, serial transmission of the pixel data is preferred. The TFP201 supports resolutions up to SXGA.

### **Routing High-Speed Differential Signal Traces**

#### **(RxC-, RxC+, Rx0-, Rx0+, Rx1-, Rx1+, Rx2-, Rx2+)**

Trace impedance should be controlled for optimal performance. Each differential pair should be equal in length and symmetrical and should have equal impedance to ground with a trace separation of 2x to 4x Height. A differential trace separation of 4x Height yields about 6% cross-talk(6% effect on impedance).

We recommend that differential trace routing should be side-by-side, though it is not important that the differential traces be tightly coupled together because tight coupling is not achievable on PCB traces. Typical ratios on PCB's are only 20-50%, 99.9% is the value of a well balanced twisted-pair cable.

Each differential trace should be as short as possible(< 2" preferably) with no 90° angles. These high speed transmission traces should be on layer 1(top layer).

RxC-, RxC+, Rx0-, Rx0+, Rx1-, Rx1+, Rx2-, Rx2+ signals all route directly from the DVI connector pins to the device, no external components are needed.

## DVI Connector Routing

Clear-out holes for connector pins should leave space between pins to allow continuous ground through the pin field. Allow enough spacing in ground plane around signal pin vias however, keep enough copper between vias to allow for ground current to flow between the vias. Avoid creating a large ground-plane slot around the entire connector, minimizing the via capacitance is the goal.

## Data and Control Signal Output Routing

The trace length of data and control signals out of the receiver should be kept as close to equal as possible. Trace separation should be ~5x Height. As a general rule, traces also should be less than 2.8," if possible (longer traces can be acceptable).

### Calculation

$$\text{Delay} = 85 * \text{SQRT } \epsilon_r$$

$$\epsilon_r = 4.35 ; \text{ relative permittivity of 50\% resin FR-4 @ 1GHz}$$

$$\text{Delay} = 177 \text{ ps/inch}$$

$$\text{Length of rising edge} = \text{Tr}(\text{picoseconds}) / \text{Delay} ; \text{Tr} = 3 \text{ ns}$$

$$= 3000 \text{ ps} / 177 \text{ ps per inch}$$

$$= 16.9 \text{ inches}$$

$$\text{Length of rising edge} / 6 = \text{Max length of trace for lumped circuit}$$

$$16.9 / 6 = \mathbf{2.8 \text{ inches.}}$$

## **Power Supply De-coupling**

Use solid ground planes, tie ground planes together with as many vias as is practical. This will provide a desirable return path for current. Each supply should be on separate split power planes, where each power plane should be as large an area as possible. Connect PanelBus receiver power and ground pins and all by-pass caps to appropriate power or ground plane with via. Vias should be as fat and short as practical, the goal is to minimize the inductance.

### **DVDD**

Place one 0.01- $\mu$ F capacitor as close as possible between each DVDD device pin (Pins 6, 38, 67) and ground.

A 22- $\mu$ F capacitor should be placed between the supply and 0.0- $\mu$ F capacitors.

A ferrite bead should be used between the source and the 22- $\mu$ F capacitor.

### **OVDD**

Place one 0.01- $\mu$ F capacitor as close as possible between each OVDD device pin (Pins 18, 29, 43, 57, 78) and ground.

A 22- $\mu$ F capacitor should be placed between the supply and 0.01- $\mu$ F capacitors.

A ferrite bead should be used between the source and the 22- $\mu$ F capacitor.

### **AVDD**

Place one 0.01- $\mu$ F capacitor as close as possible between each AVDD device pin (Pins 82, 84, 88, 95) and ground.

A 22- $\mu$ F capacitor should be placed between the supply and 0.01- $\mu$ F capacitors.


A ferrite bead should be used between the source and the 22- $\mu$ F capacitor.

### **PVCC**

Place three 0.01- $\mu$ F capacitors in parallel as close as possible between the PVDD device pin (Pin 97) and ground.

A 22- $\mu$ F capacitor should be placed between the supply and 0.01- $\mu$ F capacitors.

A ferrite bead should be used between the source and the 22- $\mu$ F capacitor.



### PowerPad™ Connection

Designing boards for PowerPad™ connection is optional, there are benefits with the use of TI's PowerPad™ Technology.

Ground plane dimension for TI's 100-Pin PZP package are 12 x 12 mm.

Maximum land area = 12 mm

Reference the following website for detailed PowerPad™ information:

<http://www-s.ti.com/sc/psheets/slma002/slma002.pdf>

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265