产品详情

Number of ADC channels 1 Number of DAC channels 1 Digital audio interface DSP Analog inputs 2 Analog outputs 1 Sampling rate (max) (kHz) 22.05 Rating Catalog ADC SNR (typ) (dB) 87 DAC SNR (typ) (dB) 90 Operating temperature range (°C) -40 to 85
Number of ADC channels 1 Number of DAC channels 1 Digital audio interface DSP Analog inputs 2 Analog outputs 1 Sampling rate (max) (kHz) 22.05 Rating Catalog ADC SNR (typ) (dB) 87 DAC SNR (typ) (dB) 90 Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm² 9 x 9
  • 16-bit oversampling sigma-delta A/D converter
  • 16-bit oversampling sigma-delta D/A converter
  • Maximum output conversion rate:
    • 22 ksps with on-chip FIR filter
    • 88 ksps with FIR bypassed
  • Voiceband bandwidth in FIR-bypassed mode and final sampling rate at 8 ksps
    • 90-dB SNR/ADC and 87-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/5 V)
    • 87-dB SNR/ADC and 85-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/3.3 V)
  • On-chip FIR produced 84-dB SNR for ADC and 85-dB SNR for DAC over 11-kHz BW
  • Built-in functions including PGA, antialiasing analog filter, and operational amplifiers for general-purpose interface (such as MIC interface and hybrid interface)
  • Glueless serial port interface to DSPs (TI TMS320UC54x or standard DSPs)
  • Automatic cascading detection (ACD) makes cascade programming simple and allows up to 8 devices to be connected in cascade.
  • On-fly reconfiguration modes include secondary-communication mode and direct-configuration mode (host interface).
  • Continuous data-transfer mode for use with autobuffering (ABU) to reduce DSP interrupt service overhead
  • Event-monitor mode provides external-event control, such as RING/OFF-HOOK detection
  • Programmable ADC and DAC conversion rate
  • Programmable input and output gain control
  • Separate software control for ADC and DAC power-down
  • Low-voltage (DVDD1) 1.1-V to 3.6-V digital I/O
  • Analog (AVDD1 and AVDD2) 3 V to 5.5 V core power supply
  • Digital (DVDD2) 3 V to 5.5 V core power supply
  • Power dissipation (PD) of 39 mW typical for 8-ksps at 3.3 V
  • Hardware power-down mode to 0.2 mW
  • Internal and external reference voltage (Vref)
  • Differential and single-ended analog input/output
  • 2s-complement data format
  • Test mode, which includes digital loopback and analog loopback
  • 600- output driver

  • 16-bit oversampling sigma-delta A/D converter
  • 16-bit oversampling sigma-delta D/A converter
  • Maximum output conversion rate:
    • 22 ksps with on-chip FIR filter
    • 88 ksps with FIR bypassed
  • Voiceband bandwidth in FIR-bypassed mode and final sampling rate at 8 ksps
    • 90-dB SNR/ADC and 87-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/5 V)
    • 87-dB SNR/ADC and 85-dB SNR/DAC with DSP’s FIR (FIR bypassed @ 88 ksps/3.3 V)
  • On-chip FIR produced 84-dB SNR for ADC and 85-dB SNR for DAC over 11-kHz BW
  • Built-in functions including PGA, antialiasing analog filter, and operational amplifiers for general-purpose interface (such as MIC interface and hybrid interface)
  • Glueless serial port interface to DSPs (TI TMS320UC54x or standard DSPs)
  • Automatic cascading detection (ACD) makes cascade programming simple and allows up to 8 devices to be connected in cascade.
  • On-fly reconfiguration modes include secondary-communication mode and direct-configuration mode (host interface).
  • Continuous data-transfer mode for use with autobuffering (ABU) to reduce DSP interrupt service overhead
  • Event-monitor mode provides external-event control, such as RING/OFF-HOOK detection
  • Programmable ADC and DAC conversion rate
  • Programmable input and output gain control
  • Separate software control for ADC and DAC power-down
  • Low-voltage (DVDD1) 1.1-V to 3.6-V digital I/O
  • Analog (AVDD1 and AVDD2) 3 V to 5.5 V core power supply
  • Digital (DVDD2) 3 V to 5.5 V core power supply
  • Power dissipation (PD) of 39 mW typical for 8-ksps at 3.3 V
  • Hardware power-down mode to 0.2 mW
  • Internal and external reference voltage (Vref)
  • Differential and single-ended analog input/output
  • 2s-complement data format
  • Test mode, which includes digital loopback and analog loopback
  • 600- output driver

The TLV320AIC11 provides high resolution signal conversion from digital-to-analog (D/A) and from analog-to-digital (A/D) using oversampling sigma-delta technology. It allows 2-to-1 MUX inputs with built-in antialiasing filter and amplification for general-purpose applications such as telephone hybrid interface, electret microphone preamp, etc. Both IN and AUX inputs accept normal analog signals. This device consists of a pair of 16-bit synchronous serial conversion paths (one for each direction), and includes an interpolation filter before the DAC and a decimation filter after the ADC. The FIR filters can be bypassed to offer flexibility and power savings. Other overhead functions provided on-chip include timing (programmable sample rate, continuous data transfer, and FIR bypass) and control (programmable-gain amplifier, communication protocol, etc.). The sigma-delta architecture produces high-resolution analog-to-digital and digital-to-analog conversion at low system cost.

The TLV320AIC11 design enhances communication with the DSP. The continuous data transfer mode fully supports TI’s DSP autobuffering (ABU) to reduce DSP interrupt service overhead. The automatic cascading detection (ACD) makes cascade programming simple and supports a cascade operation of one master and up to seven slaves. The direct-configuration mode for host interface uses a single-wire serial port to directly program internal registers without interference from the data conversion serial port, or without resetting the entire device. The event monitor mode allows the DSP to monitor external events like telephone’s ring and off-hook detection.

In the lower-power mode, the TLV320AIC11 converts data at a sampling rate of 8 KSPS consuming only 39 mW.

The programmable functions of this device are configured through a serial interface that can be gluelessly interfaced to any DSP that accepts 4-wire serial communications, such as the TMS320UC54x. The options include software reset, device power-down, separate control for ADC and DAC turnoff, communications protocol, signal-sampling rate, gain control, and system-test modes. See Appendix A for further details.

The TLV320AIC11 is particularly suitable for a variety of applications in hands-free car kits, VOIP, cable modem, speech, and telephony area including low-bit rate, high-quality compression, speech enhancement, recognition, and synthesis. Its low-group delay characteristic makes it suitable for single or multichannel active-control applications.

The wide range of low-voltage I/O (1.1 V–3.6 V) enables the AIC11 to interface with a single power supply, or with dual power supplies for mixed low-voltage DSP systems such as the TMS320UC54x. This feature eliminates the need for external level-shifting and reduces power consumption.

The TLV320AIC11 is characterized for commercial operation from 0°C to 70°C, and industrial operation from –40°C to 85°C.

The TLV320AIC11 provides high resolution signal conversion from digital-to-analog (D/A) and from analog-to-digital (A/D) using oversampling sigma-delta technology. It allows 2-to-1 MUX inputs with built-in antialiasing filter and amplification for general-purpose applications such as telephone hybrid interface, electret microphone preamp, etc. Both IN and AUX inputs accept normal analog signals. This device consists of a pair of 16-bit synchronous serial conversion paths (one for each direction), and includes an interpolation filter before the DAC and a decimation filter after the ADC. The FIR filters can be bypassed to offer flexibility and power savings. Other overhead functions provided on-chip include timing (programmable sample rate, continuous data transfer, and FIR bypass) and control (programmable-gain amplifier, communication protocol, etc.). The sigma-delta architecture produces high-resolution analog-to-digital and digital-to-analog conversion at low system cost.

The TLV320AIC11 design enhances communication with the DSP. The continuous data transfer mode fully supports TI’s DSP autobuffering (ABU) to reduce DSP interrupt service overhead. The automatic cascading detection (ACD) makes cascade programming simple and supports a cascade operation of one master and up to seven slaves. The direct-configuration mode for host interface uses a single-wire serial port to directly program internal registers without interference from the data conversion serial port, or without resetting the entire device. The event monitor mode allows the DSP to monitor external events like telephone’s ring and off-hook detection.

In the lower-power mode, the TLV320AIC11 converts data at a sampling rate of 8 KSPS consuming only 39 mW.

The programmable functions of this device are configured through a serial interface that can be gluelessly interfaced to any DSP that accepts 4-wire serial communications, such as the TMS320UC54x. The options include software reset, device power-down, separate control for ADC and DAC turnoff, communications protocol, signal-sampling rate, gain control, and system-test modes. See Appendix A for further details.

The TLV320AIC11 is particularly suitable for a variety of applications in hands-free car kits, VOIP, cable modem, speech, and telephony area including low-bit rate, high-quality compression, speech enhancement, recognition, and synthesis. Its low-group delay characteristic makes it suitable for single or multichannel active-control applications.

The wide range of low-voltage I/O (1.1 V–3.6 V) enables the AIC11 to interface with a single power supply, or with dual power supplies for mixed low-voltage DSP systems such as the TMS320UC54x. This feature eliminates the need for external level-shifting and reduces power consumption.

The TLV320AIC11 is characterized for commercial operation from 0°C to 70°C, and industrial operation from –40°C to 85°C.

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相似
TLV320AIC3206 正在供货 具有 DirectPath™ 耳机放大器的低功耗立体声编解码器 100/93dB SNR DAC/ADC, SE/Differential Analog Inputs with programmable PLL
TLV320AIC3256 正在供货 具有 miniDSP 和 DirectPath™ 耳机放大器的极低功耗立体声编解码器 100/93dB SNR DAC/ADC, SE/Differential Analog Inputs, integrated PLL and miniDSP

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 3
类型 标题 下载最新的英语版本 日期
* 数据表 General-Purpose Low-Voltage 1.1 V to 3.6 V I/O 16-Bit 22-KSPS DSP Codec TLV320AI 数据表 (Rev. A) 2002年 3月 25日
EVM 用户指南 TLV320AIC10 EVM User's Guide (Rev. D) 2001年 1月 12日
应用手册 Interfacing the TLV320AIC10/11 Codec to the TMS320C5402 DSP 2000年 12月 18日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 下载
TQFP (PFB) 48 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频