主页 数据转换器 模数转换器 (ADC) 精密 ADC
主页
数据转换器
模数转换器 (ADC)
精密 ADC

TLC3548

正在供货

14 位、5V、200KSPS、8 通道、单极性 ADC

立即订购
数据表

TLC3548

正在供货
数据表 立即订购

产品详情

Resolution (bps) 14 Sample rate (max) (ksps) 200 Number of input channels 8 Interface type SPI Architecture SAR Input type Pseudo-Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Oscillator Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 20 Analog supply (min) (V) 4.5 Analog supply voltage (max) (V) 5.5 SNR (dB) 81 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.5
Resolution (bps) 14 Sample rate (max) (ksps) 200 Number of input channels 8 Interface type SPI Architecture SAR Input type Pseudo-Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Oscillator Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 20 Analog supply (min) (V) 4.5 Analog supply voltage (max) (V) 5.5 SNR (dB) 81 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.5
SOIC (DW) 24 159.65 mm² 15.5 x 10.3 TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • 14-Bit Resolution
  • Maximum Throughput 200 KSPS
  • Analog Input Range 0-V to Reference Voltage
  • Multiple Analog Inputs:
    • 8 Channels for TLC3548
    • 4 Channels for TLC3544
  • Pseudodifferential Analog Inputs
  • SPI/DSP-Compatible Serial Interfaces With SCLK up to 25 MHz
  • Single 5-V Analog Supply; 3-/5-V Digital Supply
  • Low Power:
    • 4 mA (Internal Reference: 1.8 mA) for Normal Operation
    • 20 µA in Autopower-Down
  • Built-In 4-V Reference, Conversion Clock and 8x FIFO
  • Hardware-Controlled and Programmable Sampling Period
  • Programmable Autochannel Sweep and Repeat
  • Hardware Default Configuration
  • INL: ±1 LSB Max
  • DNL: ±1 LSB Max
  • SINAD: 80.8 dB
  • THD: –95 dB
  • 14-Bit Resolution
  • Maximum Throughput 200 KSPS
  • Analog Input Range 0-V to Reference Voltage
  • Multiple Analog Inputs:
    • 8 Channels for TLC3548
    • 4 Channels for TLC3544
  • Pseudodifferential Analog Inputs
  • SPI/DSP-Compatible Serial Interfaces With SCLK up to 25 MHz
  • Single 5-V Analog Supply; 3-/5-V Digital Supply
  • Low Power:
    • 4 mA (Internal Reference: 1.8 mA) for Normal Operation
    • 20 µA in Autopower-Down
  • Built-In 4-V Reference, Conversion Clock and 8x FIFO
  • Hardware-Controlled and Programmable Sampling Period
  • Programmable Autochannel Sweep and Repeat
  • Hardware Default Configuration
  • INL: ±1 LSB Max
  • DNL: ±1 LSB Max
  • SINAD: 80.8 dB
  • THD: –95 dB

The TLC3544 and TLC3548 are a family of 14-bit resolution high-performance, low-power, CMOS analog-to-digital converters (ADC). All devices operate from a single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital inputs [chip select (CS\), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS\ (works as SS\, slave select), SDI, SDO, and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form a DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS\ works as the chip select to allow the host DSP to access the individual converter. CS\ can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power-on, and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS\ or FS) are needed to interface with the host.

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by CSTART\ to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3544 and TLC3548 are designed to operate with low power consumption. The power saving feature is further enhanced with software power-down/ autopower-down modes and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3544 and TLC3548 have a 4-V internal reference. The converters are specified with unipolar input range of 0-V to 5-V when a 5-V external reference is used.

The TLC3544 and TLC3548 are a family of 14-bit resolution high-performance, low-power, CMOS analog-to-digital converters (ADC). All devices operate from a single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital inputs [chip select (CS\), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS\ (works as SS\, slave select), SDI, SDO, and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form a DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS\ works as the chip select to allow the host DSP to access the individual converter. CS\ can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power-on, and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS\ or FS) are needed to interface with the host.

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by CSTART\ to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3544 and TLC3548 are designed to operate with low power consumption. The power saving feature is further enhanced with software power-down/ autopower-down modes and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3544 and TLC3548 have a 4-V internal reference. The converters are specified with unipolar input range of 0-V to 5-V when a 5-V external reference is used.
filter 查找其他 精密 ADC
下载

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同，但引脚排列有所不同
ADS7951 正在供货 12 位、1MSPS、8 通道、单端、SAR ADC Higher sample rate (1 MSPS), lower resolution (12-bits)

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 5-V Analog, 3-/5-V Digital, 14-Bit, 200-KSPS, 4-/8-Channels Serial Analog-to-Dig 数据表 (Rev. C) 2003年 4月 10日

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频