VSP5000
- Dual Channel CCD Signal Processing:
- Correlated Double Sampler (CDS)
- Sample Hold Mode
- Digital Programmable Amplifier
- CCD Offset Correction (OB loop)
- High Performance A/D:
- 12-Bit Resolution
- INL: ±2 LSB
- DNL: ±0.5 LSB
- No Missing Codes
- High-Speed Operation
- Sample Rate: 30 MHz (Minimum)
- 78-dB Signal-To-Noise Ratio (at 0-dB Gain)
- Low Power Consumption:
- Low Voltage: 3 V to 3.6 V
- Low Power: 290 mW (Typ) at 3.3 V
- Standby Mode: 20 mW (Typ)
- APPLICATIONS
- Copiers
- Scanners
- Facsimiles
The VSP5000 device is a complete application specific standard product (ASSP) for charge-coupled device (CCD) line sensor applications such as copiers, scanners, and facsimiles. The VSP5000 device provides two independent channels of processing lines and performs analog front-end processing and analog-to-digital (A/D) conversion. Each channel has a correlated double sampler (CDS)/sample hold (SH) circuit, a 14-bit analog-to-digital converter (ADC), a digital programmable gain amplifier (DPGA), and an optical black (OB) correction loop. Data output is 12 bits in length and the 2-channel A/D data is multiplexed and output.
The VSP5000 is available in a 64-lead LQFP package and operates from a single 3.3-V supply.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | 12-Bit 30 MSPS Dual Channel CCD Signal Front End for Digital Copier 数据表 (Rev. A) | 2014年 4月 17日 | |||
应用手册 | 所选封装材料的热学和电学性质 | 2008年 10月 16日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | 下载 |
---|---|---|
LQFP (PM) | 64 | 查看选项 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点