VSP5000 不推荐用于新设计
虽然我们会继续生产此产品供先前的设计使用,但不推荐在新设计中使用此产品。请考虑从这些替代产品中选择一款:
open-in-new 比较替代产品
功能与比较器件相似
VSP5610 正在供货 16 位 35MSPS 4 通道成像模拟前端 This product is a 3-s - 5-s monitor with integrated ADC.

产品详情

Resolution (Bits) 12 Sample rate (Msps) 30 Gain (min) (dB) 0 Gain (max) (dB) 24 Pd (typ) (mW) 290 Supply voltage (max) (V) 3.6 Operating temperature range (°C) -25 to 85 Output data format CMOS Parallel Rating Catalog
Resolution (Bits) 12 Sample rate (Msps) 30 Gain (min) (dB) 0 Gain (max) (dB) 24 Pd (typ) (mW) 290 Supply voltage (max) (V) 3.6 Operating temperature range (°C) -25 to 85 Output data format CMOS Parallel Rating Catalog
LQFP (PM) 64 144 mm² 12 x 12
  • Dual Channel CCD Signal Processing:
    • Correlated Double Sampler (CDS)
    • Sample Hold Mode
    • Digital Programmable Amplifier
    • CCD Offset Correction (OB loop)
  • High Performance A/D:
    • 12-Bit Resolution
    • INL: ±2 LSB
    • DNL: ±0.5 LSB
    • No Missing Codes
  • High-Speed Operation
    • Sample Rate: 30 MHz (Minimum)
  • 78-dB Signal-To-Noise Ratio (at 0-dB Gain)
  • Low Power Consumption:
    • Low Voltage: 3 V to 3.6 V
    • Low Power: 290 mW (Typ) at 3.3 V
    • Standby Mode: 20 mW (Typ)
  • APPLICATIONS
    • Copiers
    • Scanners
    • Facsimiles

  • Dual Channel CCD Signal Processing:
    • Correlated Double Sampler (CDS)
    • Sample Hold Mode
    • Digital Programmable Amplifier
    • CCD Offset Correction (OB loop)
  • High Performance A/D:
    • 12-Bit Resolution
    • INL: ±2 LSB
    • DNL: ±0.5 LSB
    • No Missing Codes
  • High-Speed Operation
    • Sample Rate: 30 MHz (Minimum)
  • 78-dB Signal-To-Noise Ratio (at 0-dB Gain)
  • Low Power Consumption:
    • Low Voltage: 3 V to 3.6 V
    • Low Power: 290 mW (Typ) at 3.3 V
    • Standby Mode: 20 mW (Typ)
  • APPLICATIONS
    • Copiers
    • Scanners
    • Facsimiles

The VSP5000 device is a complete application specific standard product (ASSP) for charge-coupled device (CCD) line sensor applications such as copiers, scanners, and facsimiles. The VSP5000 device provides two independent channels of processing lines and performs analog front-end processing and analog-to-digital (A/D) conversion. Each channel has a correlated double sampler (CDS)/sample hold (SH) circuit, a 14-bit analog-to-digital converter (ADC), a digital programmable gain amplifier (DPGA), and an optical black (OB) correction loop. Data output is 12 bits in length and the 2-channel A/D data is multiplexed and output.

The VSP5000 is available in a 64-lead LQFP package and operates from a single 3.3-V supply.

The VSP5000 device is a complete application specific standard product (ASSP) for charge-coupled device (CCD) line sensor applications such as copiers, scanners, and facsimiles. The VSP5000 device provides two independent channels of processing lines and performs analog front-end processing and analog-to-digital (A/D) conversion. Each channel has a correlated double sampler (CDS)/sample hold (SH) circuit, a 14-bit analog-to-digital converter (ADC), a digital programmable gain amplifier (DPGA), and an optical black (OB) correction loop. Data output is 12 bits in length and the 2-channel A/D data is multiplexed and output.

The VSP5000 is available in a 64-lead LQFP package and operates from a single 3.3-V supply.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 2
类型 标题 下载最新的英语版本 日期
* 数据表 12-Bit 30 MSPS Dual Channel CCD Signal Front End for Digital Copier 数据表 (Rev. A) 2014年 4月 17日
应用手册 所选封装材料的热学和电学性质 2008年 10月 16日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 下载
LQFP (PM) 64 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频