1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Power Ratings
    6. 6.6 Insulation Specifications
    7. 6.7 Safety-Related Certifications
    8. 6.8 Safety-Limiting Values
    9. 6.9 Electrical Characteristics
    10. 6.10Switching Characteristics
    11. 6.11Insulation Characteristics and Thermal Derating Curves
    12. 6.12Typical Characteristics
  7. Parameter Measurement Information
    1. 7.1Propagation Delay and Pulse Width Distortion
    2. 7.2Rising and Falling Time
    3. 7.3Input and Disable Response Time
    4. 7.4Programable Dead Time
    5. 7.5CMTI Testing
  8. Detailed Description
    1. 8.1Overview
    2. 8.2Functional Block Diagram
    3. 8.3Feature Description
      1. 8.3.1VDD, VCCI, and Under Voltage Lock Out (UVLO)
      2. 8.3.2Input and Output Logic Table
      3. 8.3.3Input Stage
      4. 8.3.4Output Stage
      5. 8.3.5Diode Structure in UCC21225A
    4. 8.4Device Functional Modes
      1. 8.4.1Disable Pin
      2. 8.4.2Programmable Dead Time (DT) Pin
        1. 8.4.2.1Tying the DT Pin to VCC
        2. 8.4.2.2DT Pin Left Open or Connected to a Programming Resistor between DT and GND Pins
  9. Application and Implementation
    1. 9.1Application Information
    2. 9.2Typical Application
      1. 9.2.1Design Requirements
      2. 9.2.2Detailed Design Procedure
        1. 9.2.2.1Designing INA/INB Input Filter
        2. 9.2.2.2Select External Bootstrap Diode and Series Resistor
        3. 9.2.2.3Gate Driver Output Resistor
        4. 9.2.2.4Estimate Gate Driver Power Loss
        5. 9.2.2.5Estimating Junction Temperature
        6. 9.2.2.6Selecting VCCI, VDDA/B Capacitor
          1. 9.2.2.6.1Selecting a VCCI Capacitor
          2. 9.2.2.6.2Selecting a VDDA (Bootstrap) Capacitor
          3. 9.2.2.6.3Select a VDDB Capacitor
        7. 9.2.2.7Dead Time Setting Guidelines
        8. 9.2.2.8Application Circuits with Output Stage Negative Bias
      3. 9.2.3Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1Layout Guidelines
    2. 11.2Layout Example
  12. 12Device and Documentation Support
    1. 12.1Documentation Support
      1. 12.1.1Related Documentation
    2. 12.2Certifications
      1. 12.2.1Receiving Notification of Documentation Updates
    3. 12.3Community Resources
    4. 12.4Trademarks
    5. 12.5Electrostatic Discharge Caution
    6. 12.6Glossary
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
  • NPL|13
订购信息