主页 接口 其他接口
主页
接口
其他接口

TSB43AA82A

最晚可采购期限

用于 PC 外设的 2 端口高性能集成 PHY 和链路层芯片

立即订购
数据表
勘误

TSB43AA82A

最晚可采购期限
数据表 立即订购

产品详情

Protocols Catalog Rating Catalog Operating temperature range (°C) 0 to 70
Protocols Catalog Rating Catalog Operating temperature range (°C) 0 to 70
LQFP (PGE) 144 484 mm² 22 x 22
  • IEEE1394a-2000 Compliant
  • Single 3.3-V Supply
  • Internal 1.8-V Circuit to Reduce Power Consumption
  • Integrated 400-Mbps Two Port Physical Layer (PHY)
  • Internal Voltage Regulator
  • IEEE 1394 Related Functions:
    • Automated Read Response for ConfigROM Register Access
    • Automated Single Retry Protocol and Split Transaction Control
  • SBP–2 Related Functions:
    • Supports Four Initiators by Automated Transactions and More Can Be Supported Through Firmware
    • Automated Management ORB Fetching
    • Automated Linked Command ORB Fetching
    • Automated PageTable Fetching
    • Automated Status Block Transmit
  • Ability to Support Direct Print Protocol (DPP) Mode
  • Data Transfers:
    • Auto Address Increment of Direct/Indirect Addressing on Data Transfer (Packetizer)
    • Automated Header Insert/Strip for DMA Data Transfers
    • 8/16 Bits Asynchronous and Synchronous DMA I/F With Handshake and Burst Mode
    • Supports ATAPI (Ultra-DMA) Mode and SCSI Mode
    • 8/16 Bits Data/Address Multiplex Microcontroller and 8/16 Bits Separated Data/Address Bus
    • Three FIFO Configurations That Support High Performance for the DMA and for Command Exchanges
        Asynchronous Command FIFO:    1512 Bytes
        ConfigROM/LOG FIFO:                 504 Bytes
        DMA FIFO:                                  4728 Bytes

1IEEE Std 1394-1995 and IEEE 1394a–2000, IEEE Standard for a High Performance Serial Bus
IEEE Std 1394a-2000, IEEE for a High Performance Serial Bus — Amendment 1
  • IEEE1394a-2000 Compliant
  • Single 3.3-V Supply
  • Internal 1.8-V Circuit to Reduce Power Consumption
  • Integrated 400-Mbps Two Port Physical Layer (PHY)
  • Internal Voltage Regulator
  • IEEE 1394 Related Functions:
    • Automated Read Response for ConfigROM Register Access
    • Automated Single Retry Protocol and Split Transaction Control
  • SBP–2 Related Functions:
    • Supports Four Initiators by Automated Transactions and More Can Be Supported Through Firmware
    • Automated Management ORB Fetching
    • Automated Linked Command ORB Fetching
    • Automated PageTable Fetching
    • Automated Status Block Transmit
  • Ability to Support Direct Print Protocol (DPP) Mode
  • Data Transfers:
    • Auto Address Increment of Direct/Indirect Addressing on Data Transfer (Packetizer)
    • Automated Header Insert/Strip for DMA Data Transfers
    • 8/16 Bits Asynchronous and Synchronous DMA I/F With Handshake and Burst Mode
    • Supports ATAPI (Ultra-DMA) Mode and SCSI Mode
    • 8/16 Bits Data/Address Multiplex Microcontroller and 8/16 Bits Separated Data/Address Bus
    • Three FIFO Configurations That Support High Performance for the DMA and for Command Exchanges
        Asynchronous Command FIFO:    1512 Bytes
        ConfigROM/LOG FIFO:                 504 Bytes
        DMA FIFO:                                  4728 Bytes

1IEEE Std 1394-1995 and IEEE 1394a–2000, IEEE Standard for a High Performance Serial Bus
IEEE Std 1394a-2000, IEEE for a High Performance Serial Bus — Amendment 1

The TSB43AA82A is a high performance 1394 integrated PHY and link layer controller. It is compliant with the IEEE 1394-1995 and IEEE1394.a-2000 specifications and supports asynchronous transfers.

The TSB43AA82A has a generic 16/8-bit host bus interface. It supports parallel or multiplexed connections to the microcontroller (MCU) at rates up to 40 MHz.

The TSB43AA82A offers large data transfers with three mutually independent FIFOs: 1) the asynchronous command FIFO with 1512 Bytes, 2) the DMA FIFO with 4728 bytes and 3) the Config ROM/LOG FIFO with 504 bytes.

The features of the TSB43AA82A support the serial bus protocol 2 (SBP-2). It handles up to four initiators with the SBP-2 transaction manager. This SBP-2 transaction engine supports fully automated operation request block (ORB) fetches and fully automated memory page table fetches for both read and write transactions. Automated responses to other node requests are provided, this includes responding to another node’s read request to the Config ROM and issuing ack_busy_X for a single retry. Various control registers enable the user to program IEEE 1394 asynchronous transaction settings. The user can program the number of retries and the split transaction time out value by setting the time limit register in the CFR.

The TSB43AA82A also supports the direct print pProtocol (DPP). The Asynchronous Receive FIFO (ARF) in the TSB43AA82A is large enough to satisfy the connection register area, the DRF receiving FIFO can be used as the segment data unit (SDU) register to fulfill the large data transfer.

This document is not intended to serve as a tutorial on IEEE 1394; users are referred to IEEE Std 1394-1995 and IEEE 1394a-2000. (See Note 1).

The TSB43AA82A is a high performance 1394 integrated PHY and link layer controller. It is compliant with the IEEE 1394-1995 and IEEE1394.a-2000 specifications and supports asynchronous transfers.

The TSB43AA82A has a generic 16/8-bit host bus interface. It supports parallel or multiplexed connections to the microcontroller (MCU) at rates up to 40 MHz.

The TSB43AA82A offers large data transfers with three mutually independent FIFOs: 1) the asynchronous command FIFO with 1512 Bytes, 2) the DMA FIFO with 4728 bytes and 3) the Config ROM/LOG FIFO with 504 bytes.

The features of the TSB43AA82A support the serial bus protocol 2 (SBP-2). It handles up to four initiators with the SBP-2 transaction manager. This SBP-2 transaction engine supports fully automated operation request block (ORB) fetches and fully automated memory page table fetches for both read and write transactions. Automated responses to other node requests are provided, this includes responding to another node’s read request to the Config ROM and issuing ack_busy_X for a single retry. Various control registers enable the user to program IEEE 1394 asynchronous transaction settings. The user can program the number of retries and the split transaction time out value by setting the time limit register in the CFR.

The TSB43AA82A also supports the direct print pProtocol (DPP). The Asynchronous Receive FIFO (ARF) in the TSB43AA82A is large enough to satisfy the connection register area, the DRF receiving FIFO can be used as the segment data unit (SDU) register to fulfill the large data transfer.

This document is not intended to serve as a tutorial on IEEE 1394; users are referred to IEEE Std 1394-1995 and IEEE 1394a-2000. (See Note 1).
open-in-new 查找其他 其他接口
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 2
类型 标题 下载最新的英语版本 日期
* 数据表 TSB43AA82A/AI (iSphynxII): 1394 Integrated PHY and Link-Layer Controller 数据表 2006年 5月 24日
* 勘误表 Errata For the 1394 Physical Layer Devices 2002年 1月 17日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
模拟工具

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表 

需要 HSpice (...)

用户指南: PDF
英语版 (Rev.A): PDF
查看选项
封装 引脚 下载
LQFP (PGE) 144 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频