TPS708

正在供货

具有电源正常指示和独立使能功能的 250mA、双通道低压降稳压器

可提供此产品的更新版本

open-in-new 比较替代产品
功能与比较器件相似
TPS7A87 正在供货 500mA、低噪声、高 PSRR、双通道可调节超低压降稳压器 Alternative dual LDO with ultra-low-noise performance in a 4-mm x 4-mm WQFN package.

产品详情

Output options Adjustable Output, Dual output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 6 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.2, 1.5, 1.8, 2.5, 3.3 Noise (µVrms) 65 Iq (typ) (mA) 0.19 Thermal resistance θJA (°C/W) 32 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 2 Features Enable, Output discharge, Power good Accuracy (%) 2 PSRR at 100 KHz (dB) 20 Dropout voltage (Vdo) (typ) (mV) 83 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Dual output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 6 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.2, 1.5, 1.8, 2.5, 3.3 Noise (µVrms) 65 Iq (typ) (mA) 0.19 Thermal resistance θJA (°C/W) 32 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 2 Features Enable, Output discharge, Power good Accuracy (%) 2 PSRR at 100 KHz (dB) 20 Dropout voltage (Vdo) (typ) (mV) 83 Operating temperature range (°C) -40 to 125
HTSSOP (PWP) 20 41.6 mm² 6.5 x 6.4
  • Dual Output Voltages for Split-Supply Applications
  • Independent Enable Functions (See Part Number TPS707xx for Sequenced Outputs)
  • Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
  • Voltage Options: 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
  • Open Drain Power-On Reset with 120-ms Delay
  • Open Drain Power Good for Regulator 1 and Regulator 2
  • Ultralow 190-µA (typ) Quiescent Current
  • 1-µA Input Current During Standby
  • Low Noise: 65 µVRMS Without Bypass Capacitor
  • Quick Output Capacitor Discharge Feature
  • One Manual Reset Input
  • 2% Accuracy Over Load and Temperature
  • Undervoltage Lockout (UVLO) Feature
  • 20-Pin PowerPAD™ TSSOP Package
  • Thermal Shutdown Protection

PowerPAD Is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

  • Dual Output Voltages for Split-Supply Applications
  • Independent Enable Functions (See Part Number TPS707xx for Sequenced Outputs)
  • Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
  • Voltage Options: 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
  • Open Drain Power-On Reset with 120-ms Delay
  • Open Drain Power Good for Regulator 1 and Regulator 2
  • Ultralow 190-µA (typ) Quiescent Current
  • 1-µA Input Current During Standby
  • Low Noise: 65 µVRMS Without Bypass Capacitor
  • Quick Output Capacitor Discharge Feature
  • One Manual Reset Input
  • 2% Accuracy Over Load and Temperature
  • Undervoltage Lockout (UVLO) Feature
  • 20-Pin PowerPAD™ TSSOP Package
  • Thermal Shutdown Protection

PowerPAD Is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

The TPS708xx is a low dropout voltage regulator with integrated SVS (RESET, POR, or power on reset) and power good (PG) functions. These devices are capable of supplying 250 mA and 125 mA by regulator 1 and regulator 2 respectively. Quiescent current is typically 190 µA at full load. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset input, and independent enable functions provide a complete system solution.

The TPS708xx family of voltage regulators offers very low dropout voltage and dual outputs. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10-µF low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable voltage options. Regulator 1 can support up to 250 mA, and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230 µA over the full range of output current and full range of temperature). This LDO family also features a sleep mode; applying a high signal to EN1 or EN2 (enable) shuts down regulator 1 or regulator 2, respectively. When a high signal is applied to both EN1 and EN2, both regulators enter sleep mode, thereby reducing the input current to 2 µA at TJ = +25°C.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage condition at VOUT1. The PG1 pin can be used to implement a SVS (RESET, POR, or power on reset) for the circuitry supplied by regulator 1. The PG2 pin reports the voltage conditions at VOUT2. The PG2 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 2.

The TPS708xx features a RESET (SVS, POR, or power on reset). RESET output initiates a reset in the event of an undervoltage condition. RESET also indicates the status of the manual reset pin (MR). When MR is in the logic high state, RESET goes to a high impedance state after a 120-ms delay. To monitor VOUT1, the PG1 output pin can be connected to MR. To monitor VOUT2, the PG2 output pin can be connected to MR.

The device has an undervoltage lockout UVLO circuit that prevents the internal regulators from turning on until VIN1 reaches 2.5V.

The TPS708xx is a low dropout voltage regulator with integrated SVS (RESET, POR, or power on reset) and power good (PG) functions. These devices are capable of supplying 250 mA and 125 mA by regulator 1 and regulator 2 respectively. Quiescent current is typically 190 µA at full load. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset input, and independent enable functions provide a complete system solution.

The TPS708xx family of voltage regulators offers very low dropout voltage and dual outputs. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10-µF low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable voltage options. Regulator 1 can support up to 250 mA, and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230 µA over the full range of output current and full range of temperature). This LDO family also features a sleep mode; applying a high signal to EN1 or EN2 (enable) shuts down regulator 1 or regulator 2, respectively. When a high signal is applied to both EN1 and EN2, both regulators enter sleep mode, thereby reducing the input current to 2 µA at TJ = +25°C.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage condition at VOUT1. The PG1 pin can be used to implement a SVS (RESET, POR, or power on reset) for the circuitry supplied by regulator 1. The PG2 pin reports the voltage conditions at VOUT2. The PG2 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 2.

The TPS708xx features a RESET (SVS, POR, or power on reset). RESET output initiates a reset in the event of an undervoltage condition. RESET also indicates the status of the manual reset pin (MR). When MR is in the logic high state, RESET goes to a high impedance state after a 120-ms delay. To monitor VOUT1, the PG1 output pin can be connected to MR. To monitor VOUT2, the PG2 output pin can be connected to MR.

The device has an undervoltage lockout UVLO circuit that prevents the internal regulators from turning on until VIN1 reaches 2.5V.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 5
类型 标题 下载最新的英语版本 日期
* 数据表 Dual-Output Low-Dropout Voltage Regulators 数据表 (Rev. D) 2007年 12月 20日
应用手册 LDO 噪声揭秘 (Rev. B) PDF | HTML 英语版 (Rev.B) PDF | HTML 2020年 9月 16日
应用手册 LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017年 8月 9日
应用手册 简化的 LDO PSRR 测量 最新英语版本 (Rev.A) PDF | HTML 2010年 7月 28日
应用手册 Power Supply Sequencing Solutions for Dual Supply Voltage DSPs (Rev. A) 2000年 7月 5日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

封装 引脚 下载
HTSSOP (PWP) 20 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频