TPS53626
- Intel VR13 Serial VID (SVID) Compliant
- 1- or 2-Phase Operation
- Default Configuration Mode for VR13 VCCIO and VMCP
- Supports Both Droop and Non-Droop Applications
- 8-Bit DAC with 5-mV Step
- Output Range: 0.25 V to 1.52 V
- Optimized Efficiency at Light and Heavy Loads
- 8 Independent Levels of Overshoot Reduction (OSR) and Undershoot Reduction (USR)
- Driverless Configuration for Efficient High-Frequency Switching
- Supports Discrete, Power Block, Power Stage or DrMOS MOSFET Implementations
- Accurate, Adjustable Voltage Positioning
- 300-kHz to 1-MHz Frequency Selections
- Patented AutoBalance Phase Balancing
- Programmable ON-Pulse Extension for Load Transient Boost
- Programmable Auto DCM and CCM Operation
- Selectable 8-level Current Limit
- 4.5-V to 28-V Conversion Voltage Range
- Small, 4 mm × 4 mm, 32-Pin, VQFN PowerPad Package
The TPS53626 device is a driverless, VR13 SVID compliant, synchronous buck controller.Advanced control features such as D-CAP+ architecture with overlapping pulse support undershoot reduction (USR) and overshoot reduction (OSR) provide fasttransient response, lowest output capacitance and high efficiency. The device also supportssingle-phase operation in CCM or DCM for light-load efficiency boost. The device integrates a fullset of VR13 I/O features including VR_READY (PGOOD), ALERT and VR_HOT. The SVID interface address allows programming from 00h to 07h.Adjustable control of VOUT slew rate can be programmed as high as20mV/uS.
Paired with the TI NexFET Power Stage, this totalsolution delivers exceptionally high speed and low switching loss. The TPS53626 also offers four default modes that configure VCCIO and VMCP settings with one single external resistor to savecomponent count and board space.
The TPS53626 device package is a space saving, thermally enhanced 32-pin VQFN packagethat operates from –40°C to 105°C.
For all available packages, see the orderable addendum at the end of the document.技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | 2-Phase, D-CAP+™ Step-Down Controller for VR13 CPU VCORE and DDR Memory 数据表 | 2015年 7月 9日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | 下载 |
---|---|---|
VQFN (RSM) | 32 | 查看选项 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。