ZHCSGM5A August 2017 – November 2017 TLV320AIC3109-Q1
PRODUCTION DATA.
Time-division multiplexed data transfer can be realized in any of the left-justified transfer modes if the 256-clock bit-clock mode is selected, although it is recommended to be used in either left-justified mode or DSP mode. By changing the programmable offset, the bit clock in each frame where the data begins can be changed, and the serial data output driver (DOUT) can also be programmed to the high-impedance state during all bit clocks except when valid data is being put onto the bus. This format allows other codecs to be programmed with different offsets and to drive their data onto the same DOUT line, just in a different slot. For incoming data, the codec simply ignores data on the bus except when expected based on the programmed offset.
The location of the data when an offset is programmed is different depending on what transfer mode is selected. In DSP mode, both the left and right channels of data are transferred immediately adjacent to each other in the frame. This configuration differs from left-justified mode, where the left- and right-channel data are always a half-frame apart in each frame. In this case, when the offset is programmed from zero to some higher value, both the left- and right-channel data move across the frame, but still stay a full half-frame apart from each other. Figure 16 shows the TDM transfer for DSP mode and left-justified mode.