SN74AUP1G06 具有漏极开路的低功耗单路反向缓冲器/驱动器 | 德州仪器 TI.com.cn

SN74AUP1G06
此产品已上市,且可供购买。 可提供某些产品的较新替代品。
具有漏极开路的低功耗单路反向缓冲器/驱动器

具有漏极开路的低功耗单路反向缓冲器/驱动器 - SN74AUP1G06
数据表
 

备选器件推荐

  • SN74AUC1G06  -  Single Inverter Buffer/Driver w/ Open Drain Output, Faster Speed - Tpd: 2.4ns
  • SN74LVC1G06  - 器件与被比较器件具有相同的功能和引脚排列,但并不完全等效。   Optimized for high-drive strength

描述

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see

AUP – The Lowest-Power Family and Excellent Signal Integrity).

特性

  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Available in the Texas Instruments NanoStar™ Package
  • Low Static-Power Consumption
    (ICC = 0.9 µA Maximum)
  • Low Dynamic-Power Consumption
    (Cpd = 1 pF Typical at 3.3 V)
  • Low Input Capacitance (Ci = 1.5 pF Typical)
  • Low Noise – Overshoot and Undershoot <10% of VCC
  • Ioff Supports Partial Power-Down-Mode Operation
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typical at 3.3 V)
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 3.6 ns Maximum at 3.3 V
  • Suitable for Point-to-Point Applications

All trademarks are the property of their respective owners.

参数

与其它产品相比 反向缓冲器/驱动器 邮件 下载到电子表格中
Part number 立即下单 Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) IOL (Max) (mA) IOH (Max) (mA) ICC (uA) Input type Output type Features Data rate (Mbps) Rating Package Group
SN74AUP1G06 立即下单 AUP     0.8     3.6     1     4     0     0.9     Standard CMOS     Open-Drain     Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
200     Catalog     DSBGA | 4
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74AUP1G04 立即下单 AUP     0.8     3.6     1     4     -4     0.9     Standard CMOS     Push-Pull     Balanced outputs
Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
200     Catalog     DSBGA | 4
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74AUP1G07 立即下单 AUP     0.8     3.6     1     4     0     0.9     Standard CMOS     Open-Drain     Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
200     Catalog     DSBGA | 4
DSBGA | 5
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74LVC1G04 立即下单 LVC     1.65     5.5     1     32     -32     10     Standard CMOS     Push-Pull     Balanced outputs
Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
300     Catalog     DSBGA | 4
DSBGA | 5
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74LVC1G06 立即下单 LVC     1.65     5.5     1     32     0     10     Standard CMOS     Open-Drain     Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
300     Catalog     DSBGA | 4
DSBGA | 5
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74LVC1G14 立即下单 LVC     1.65     5.5     1     32     -32     10     Schmitt-Trigger     Push-Pull     Balanced outputs