主页 接口 LVDS、M-LVDS 和 PECL IC
主页
接口
LVDS、M-LVDS 和 PECL IC

SN65MLVD204

不推荐用于新设计

半双工 M-LVDS 收发器

立即订购
数据表
SN65MLVD204 不推荐用于新设计
虽然我们会继续生产此产品供先前的设计使用，但不推荐在新设计中使用此产品。请考虑从这些替代产品中选择一款：
open-in-new 比较替代产品
功能与比较器件相似
SN65MLVD204A 正在供货 半双工 M-LVDS 收发器 This is a newer generation of this product

SN65MLVD204

不推荐用于新设计
数据表 立即订购

产品详情

Function Transceiver Protocols M-LVDS Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 100 Input signal LVTTL, M-LVDS Output signal LVTTL, M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols M-LVDS Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 100 Input signal LVTTL, M-LVDS Output signal LVTTL, M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Low-Voltage Differential 30- up to 100 Mbps
  • Power Dissipation at 100 Mbps
    • Driver: 50 mW Typical
    • Receiver: 30 mW Typical
  • Meets or Exceeds Current Revision of M-LVDS Standard TIA/EIA–899 for Multipoint Data Interchange
  • Controlled Driver Output Voltage Transition Times for Improved Signal Quality
  • –1-V to 3.4-V Common-Mode Voltage Range Allows Data Transfer With up to 2 V of Ground Noise
  • Type-1 Receivers Incorporate 25 mV of Hysteresis
  • Type-2 Receivers Provide an Offset (100 mV) Threshold to Detect Open-Circuit and Idle-Bus Conditions
  • Operates From a Single 3.3-V Supply
  • Propagation Delay Times Typically 2.3 ns for Drivers and 5 ns for Receivers
  • Power-Up/Down Glitch-Free Driver
  • Driver Handles Operation Into a Continuous Short Circuit Without Damage
  • Bus Pins High Impedance When Disabled or VCC ≤ 1.5V
  • 200-Mbps Devices Available (SN65MLVD201, 203, 206, and 207)

The signaling rate of a line is the number of voltage transitions that are made per second expressed in bps (bits per second) units.
  • Low-Voltage Differential 30- up to 100 Mbps
  • Power Dissipation at 100 Mbps
    • Driver: 50 mW Typical
    • Receiver: 30 mW Typical
  • Meets or Exceeds Current Revision of M-LVDS Standard TIA/EIA–899 for Multipoint Data Interchange
  • Controlled Driver Output Voltage Transition Times for Improved Signal Quality
  • –1-V to 3.4-V Common-Mode Voltage Range Allows Data Transfer With up to 2 V of Ground Noise
  • Type-1 Receivers Incorporate 25 mV of Hysteresis
  • Type-2 Receivers Provide an Offset (100 mV) Threshold to Detect Open-Circuit and Idle-Bus Conditions
  • Operates From a Single 3.3-V Supply
  • Propagation Delay Times Typically 2.3 ns for Drivers and 5 ns for Receivers
  • Power-Up/Down Glitch-Free Driver
  • Driver Handles Operation Into a Continuous Short Circuit Without Damage
  • Bus Pins High Impedance When Disabled or VCC ≤ 1.5V
  • 200-Mbps Devices Available (SN65MLVD201, 203, 206, and 207)

The signaling rate of a line is the number of voltage transitions that are made per second expressed in bps (bits per second) units.

This series of SN65MLVD20x devices are low-voltage differential line drivers and receivers complying with the proposed multipoint low-voltage differential signaling (M-LVDS) standard (TIA/EIA–899). These circuits are similar to their TIA/EIA-644 standard compliant LVDS counterparts, with added features to address multipoint applications. Driver output current has been increased to support doubly-terminated, 50- load multipoint applications. Driver output slew rates are optimized for signaling rates up to 100 Mbps.

Types 1 and 2 receivers are available. Both types of receivers operate over a common-mode voltage range of –1 V to 3.4 V to provide increased noise immunity in harsh electrical environments. Type-1 receivers have their differential input voltage thresholds near zero volts (±50 mV), and include 25 mV of hysteresis to prevent output oscillations in the presence of noise. Type-2 receivers include an offset threshold to detect open-circuit, idle-bus, and other fault conditions, and provide a known output state under these conditions.

The intended application of these devices is in half-duplex or multipoint baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics).

These devices are characterized for operation from –40°C to 85°C.

This series of SN65MLVD20x devices are low-voltage differential line drivers and receivers complying with the proposed multipoint low-voltage differential signaling (M-LVDS) standard (TIA/EIA–899). These circuits are similar to their TIA/EIA-644 standard compliant LVDS counterparts, with added features to address multipoint applications. Driver output current has been increased to support doubly-terminated, 50- load multipoint applications. Driver output slew rates are optimized for signaling rates up to 100 Mbps.

Types 1 and 2 receivers are available. Both types of receivers operate over a common-mode voltage range of –1 V to 3.4 V to provide increased noise immunity in harsh electrical environments. Type-1 receivers have their differential input voltage thresholds near zero volts (±50 mV), and include 25 mV of hysteresis to prevent output oscillations in the presence of noise. Type-2 receivers include an offset threshold to detect open-circuit, idle-bus, and other fault conditions, and provide a known output state under these conditions.

The intended application of these devices is in half-duplex or multipoint baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics).

These devices are characterized for operation from –40°C to 85°C.
open-in-new 查找其他 LVDS、M-LVDS 和 PECL IC
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 9
类型 标题 下载最新的英语版本 日期
* 数据表 SN65MLVD200/2/4/5: Multipoint-LVDS Line Drivers and Receivers 数据表 (Rev. E) 2003年 4月 25日
应用手册 Introduction to M-LVDS (TIA/EIA-899) (Rev. A) 2013年 1月 3日
用户指南 Multipoint-Low Voltage Differential Signaling (M-LVDS) EVM (Rev. B) 2004年 4月 5日
应用手册 M-LVDS Signaling Rate Versus Distance 2003年 4月 9日
应用手册 Interoperability of M-LVDS and BusLVDS 2003年 2月 6日
用户指南 200 Mbps Multipoint-Low Voltage Differential Signaling (M-LVDS) EVM (Rev. A) 2002年 12月 20日
应用手册 Wired-Logic Signaling with M-LVDS 2002年 10月 31日
用户指南 Multipoint-Low Voltage Differential Signaling (M-LVDS) Evaluation Module 2002年 3月 4日
应用手册 TIA/EIA-485 and M-LVDS, Power and Speed Comparison 2002年 2月 20日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

仿真模型

SN65MLVD204 IBIS Model (Rev. A)

SLLC088A.ZIP (5 KB) - IBIS Model
下载
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
模拟工具

TINA-TI — 基于 SPICE 的模拟仿真程序

TINA-TI 提供了 SPICE 所有的传统直流、瞬态和频域分析以及更多。TINA 具有广泛的后处理功能，允许您按照希望的方式设置结果的格式。虚拟仪器允许您选择输入波形、探针电路节点电压和波形。TINA 的原理图捕获非常直观 - 真正的“快速入门”。

TINA-TI 安装需要大约 500MB。直接安装，如果想卸载也很容易。我们相信您肯定会爱不释手。

TINA 是德州仪器 (TI) 专有的 DesignSoft 产品。该免费版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。

如需获取可用 TINA-TI 模型的完整列表，请参阅：SpiceRack - 完整列表 

需要 HSpice (...)

用户指南: PDF
英语版 (Rev.A): PDF
查看选项
封装 引脚 下载
SOIC (D) 8 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频