主页 微控制器 (MCU) 和处理器 数字信号处理器 (DSP)
主页
微控制器 (MCU) 和处理器
数字信号处理器 (DSP)

SMJ320VC33

正在供货

军用级 C33 浮点 DSP - 陶瓷封装

立即订购
数据表

SMJ320VC33

正在供货
数据表 立即订购

产品详情

DSP type 1 C3x DSP (max) (MHz) 75 CPU 32-bit Rating Military Operating temperature range (°C) -55 to 125
DSP type 1 C3x DSP (max) (MHz) 75 CPU 32-bit Rating Military Operating temperature range (°C) -55 to 125
CFP (HFG) 164 823.977025 mm² 28.705 x 28.705
  • High-Performance Floating-Point Digital Signal
    Processor (DSP)
    • SMx320VC33-150
      • 13-ns Instruction Cycle Time
      • 150 Million Floating-Point Operations per
        Second (MFLOPS)
      • 75 Million Instructions per Second (MIPS)
  • 34K × 32-Bit (1.1-Mbit) On-Chip Words of Dual-
    Access Static Random-Access Memory (SRAM)
    Configured in 2 × 16K plus 2 × 1K Blocks to
    Improve Internal Performance
  • x5 Phase-Locked Loop (PLL) Clock Generator
  • Very-Low Power: <200 mW at 150 MFLOPS
  • 32-Bit High-Performance CPU
  • 16-/32-Bit Integer and 32-/40-Bit Floating-Point
    Operations
  • Four Internally Decoded Page Strobes to Simplify
    Interface to I/O and Memory Devices
  • Boot-Program Loader
  • EDGEMODE Selectable External Interrupts
  • 32-Bit Instruction Word, 24-Bit Addresses
  • Eight Extended-Precision Registers
  • Fabricated Using the 0.18-µm (leff – Effective Gate
    Length) TImeline™ Technology by Texas
    Instruments
  • On-Chip Scan-Based Emulation Logic, IEEE Std
    1149.1 (JTAG)
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port
    • Two 32-Bit Timers
    • Direct Memory Access (DMA) Coprocessor for
      Concurrent I/O and CPU Operation
  • 164-Pin Low-Profile Quad Flatpack (HFG Suffix)
  • 144-Pin Non-Hermetic Ceramic Ball Grid Array
    (CBGA) (GNM Suffix)
  • Two Address Generators With Eight Auxiliary
    Registers and Two Auxiliary Register Arithmetic
    Units (ARAUs)
  • Two Low-Power Modes
  • Two- and Three-Operand Instructions
  • Parallel Arithmetic/Logic Unit (ALU) and Multiplier
    Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle
    Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing
    Support
  • Bus-Control Registers Configure Strobe-Control
    Wait-State Generation
  • 1.8-V (Core) and 3.3-V (I/O) Supply Voltages

All trademarks are the property of their respective owners.
  • High-Performance Floating-Point Digital Signal
    Processor (DSP)
    • SMx320VC33-150
      • 13-ns Instruction Cycle Time
      • 150 Million Floating-Point Operations per
        Second (MFLOPS)
      • 75 Million Instructions per Second (MIPS)
  • 34K × 32-Bit (1.1-Mbit) On-Chip Words of Dual-
    Access Static Random-Access Memory (SRAM)
    Configured in 2 × 16K plus 2 × 1K Blocks to
    Improve Internal Performance
  • x5 Phase-Locked Loop (PLL) Clock Generator
  • Very-Low Power: <200 mW at 150 MFLOPS
  • 32-Bit High-Performance CPU
  • 16-/32-Bit Integer and 32-/40-Bit Floating-Point
    Operations
  • Four Internally Decoded Page Strobes to Simplify
    Interface to I/O and Memory Devices
  • Boot-Program Loader
  • EDGEMODE Selectable External Interrupts
  • 32-Bit Instruction Word, 24-Bit Addresses
  • Eight Extended-Precision Registers
  • Fabricated Using the 0.18-µm (leff – Effective Gate
    Length) TImeline™ Technology by Texas
    Instruments
  • On-Chip Scan-Based Emulation Logic, IEEE Std
    1149.1 (JTAG)
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port
    • Two 32-Bit Timers
    • Direct Memory Access (DMA) Coprocessor for
      Concurrent I/O and CPU Operation
  • 164-Pin Low-Profile Quad Flatpack (HFG Suffix)
  • 144-Pin Non-Hermetic Ceramic Ball Grid Array
    (CBGA) (GNM Suffix)
  • Two Address Generators With Eight Auxiliary
    Registers and Two Auxiliary Register Arithmetic
    Units (ARAUs)
  • Two Low-Power Modes
  • Two- and Three-Operand Instructions
  • Parallel Arithmetic/Logic Unit (ALU) and Multiplier
    Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle
    Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing
    Support
  • Bus-Control Registers Configure Strobe-Control
    Wait-State Generation
  • 1.8-V (Core) and 3.3-V (I/O) Supply Voltages

All trademarks are the property of their respective owners.

The SMx320VC33 DSP is a 32-bit, floating-point processor manufactured in 0.18-µm four-level-metal CMOS (TImeline) technology. The SMx320VC33 is part of the SM320C3x™ generation of DSPs from Texas Instruments.

The SM320C3x internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 150 MFLOPS. The SMx320VC33 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The SMx320VC33 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. These features result in high performance and ease of use. General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure.

The SM320C3x supports a wide variety of system applications from host processor to dedicated coprocessor. High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

The SM/SMJ320VC33 is a superset of the TMS320C31. Designers now have an additional 1Mb of on-chip SRAM, a maximum throughput of 150 MFLOPS, and several I/O enhancements that allow easy upgrades to current systems or creation of new baselines. This data sheet provides information required to fully use the new features of the SM/SMJ320VC33 device. For general TMS320C3x architecture and programming information, see the TMS320C3x User’s Guide (SPRU031).

The SMx320VC33 device is packaged in 164-pin low-profile quad flatpacks (HFG suffix) and in 144-ball fine pitch ball grid arrays (GNL and GNM suffix).

The SMx320VC33 DSP is a 32-bit, floating-point processor manufactured in 0.18-µm four-level-metal CMOS (TImeline) technology. The SMx320VC33 is part of the SM320C3x™ generation of DSPs from Texas Instruments.

The SM320C3x internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 150 MFLOPS. The SMx320VC33 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The SMx320VC33 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. These features result in high performance and ease of use. General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure.

The SM320C3x supports a wide variety of system applications from host processor to dedicated coprocessor. High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

The SM/SMJ320VC33 is a superset of the TMS320C31. Designers now have an additional 1Mb of on-chip SRAM, a maximum throughput of 150 MFLOPS, and several I/O enhancements that allow easy upgrades to current systems or creation of new baselines. This data sheet provides information required to fully use the new features of the SM/SMJ320VC33 device. For general TMS320C3x architecture and programming information, see the TMS320C3x User’s Guide (SPRU031).

The SMx320VC33 device is packaged in 164-pin low-profile quad flatpacks (HFG suffix) and in 144-ball fine pitch ball grid arrays (GNL and GNM suffix).
open-in-new 查找其他 数字信号处理器 (DSP)
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 3
类型 标题 下载最新的英语版本 日期
* 数据表 SMx320VC33 Digital Signal Processor 数据表 (Rev. F) PDF | HTML 2015年 6月 14日
* SMD SMJ320VC33 SMD 5962-00539 2016年 6月 21日
更多文献资料 SM302VC33GNMM150, SMJ320VC33HFGM150, SM320VC33GNMEP (Rev. C) 2002年 12月 18日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

设计工具

PROCESSORS-3P-SEARCH — 基于 Arm® 的 MPU、基于 Arm 的 MCU 和 DSP 第三方搜索工具

TI 已与多家公司合作，提供各种使用 TI 处理器的软件、工具和 SOM，从而加快您的量产速度。下载此搜索工具，快速浏览我们的第三方解决方案，并寻找合适的第三方来满足您的需求。此处所列的软件、工具和模块由独立的第三方生产和管理，而非德州仪器 (TI)。

搜索工具按产品类型划分为以下类别：

  • 工具包括 IDE/编译器、调试和跟踪、仿真和建模软件以及闪存编程器。
  • 操作系统包括 TI 处理器支持的操作系统。
  • 应用软件是指应用特定的软件，包括在 TI 处理器上运行的中间件和库。
  • SoM 是模块上系统解决方案
下载
封装 引脚 下载
CFP (HFG) 164 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频