产品详情

DSP type 1 C4x DSP (max) (MHz) 40, 50, 60 CPU 32-bit Rating Military Operating temperature range (°C) -55 to 125
DSP type 1 C4x DSP (max) (MHz) 40, 50, 60 CPU 32-bit Rating Military Operating temperature range (°C) -55 to 125
CFP (HFH) 352 2304 mm² 48 x 48 CPGA (GF) 325 2232.5625 mm² 47.25 x 47.25
  • SMJ: QML Processing to MIL-PRF-38535
  • SM: Standard Processing
  • TMP: Commercial Level Processing TAB
  • Operating Temperature Ranges:
    • Military (M) -55°C to 125°C
    • Special (S) -55°C to 100°C
    • Commercial (C) -25°C to 85°C
    • Commercial (L) 0°C to 70°C
  • Highest Performance Floating-Point Digital Signal Processor (DSP)
    • C40-60:
      • 33-ns Instruction Cycle Time:
        60 MFLOPS, 30 MIPS, 330 MOPS, 384 MBps
    • C40-50:
      • 40-ns Instruction Cycle Time:
        50 MFLOPS, 25 MIPS, 275 MOPS, 320 MBps
    • C40-40:
      • 50-ns Instruction Cycle Time:
        40 MFLOPS, 20 MIPS, 220 MOPS, 256 MBps
  • Six Communications Ports
  • 6-Channel Direct Memory Access (DMA) Coprocessor
  • Single-Cycle Conversion to and From IEEE-745 Floating-Point Format
  • Single Cycle 1/x, 1/x
  • Source-Code Compatible With SMJ320C30
  • Validated Ada Compiler
  • Single-Cycle 40-Bit Floating-Point, 32-Bit Integer Multipliers
  • 12 40-Bit Registers, 8 Auxiliary Registers, 14 Control Registers, and 2 Timers
  • IEEE Standard 1149.1 Test-Access Port (JTAG)
  • Two Identical External Data and Address Buses Supporting Shared Memory Systems and High Data-Rate, Single-Cycle Transfers:
    • High Port-Data Rate of 100 MBytes/s (Each Bus)
    • 16G-Byte Continuous Program/Data/Peripheral Address Space
    • Memory-Access Request for Fast, Intelligent Bus Arbitration
    • Separate Address-, Data-, and Control-Enable Pins
    • Four Sets of Memory-Control Signals Support Different Speed Memories in Hardware
  • Packaging:
    • 325-Pin Ceramic Grid Array (GF Suffix)
    • 352-Lead Ceramic Quad Flatpack (HFH Suffix)
    • 324-Pad JEDEC-Standard TAB Frame
  • Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)
  • Separate Internal Program, Data, and DMA Coprocessor Buses for Support of Massive Concurrent Input/Output (I/O) of Program and Data Throughput, Maximizing Sustained Central Processing Unit (CPU) Performance
  • On-Chip Program Cache and Dual-Access/Single-Cycle RAM for Increased Memory-Access Performance
    • 512-Byte Instruction Cache
    • 8K Bytes of Single-Cycle Dual-Access Program or Data RAM
    • ROM-Based Bootloader Supports Program Bootup Using 8-, 16-, or 32-Bit Memories Over Any One of the Communications Ports

IEEE Standard 1149.1- 1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.
EPIC and TI are trademarks of Texas Instruments Incorporated.

  • SMJ: QML Processing to MIL-PRF-38535
  • SM: Standard Processing
  • TMP: Commercial Level Processing TAB
  • Operating Temperature Ranges:
    • Military (M) -55°C to 125°C
    • Special (S) -55°C to 100°C
    • Commercial (C) -25°C to 85°C
    • Commercial (L) 0°C to 70°C
  • Highest Performance Floating-Point Digital Signal Processor (DSP)
    • C40-60:
      • 33-ns Instruction Cycle Time:
        60 MFLOPS, 30 MIPS, 330 MOPS, 384 MBps
    • C40-50:
      • 40-ns Instruction Cycle Time:
        50 MFLOPS, 25 MIPS, 275 MOPS, 320 MBps
    • C40-40:
      • 50-ns Instruction Cycle Time:
        40 MFLOPS, 20 MIPS, 220 MOPS, 256 MBps
  • Six Communications Ports
  • 6-Channel Direct Memory Access (DMA) Coprocessor
  • Single-Cycle Conversion to and From IEEE-745 Floating-Point Format
  • Single Cycle 1/x, 1/x
  • Source-Code Compatible With SMJ320C30
  • Validated Ada Compiler
  • Single-Cycle 40-Bit Floating-Point, 32-Bit Integer Multipliers
  • 12 40-Bit Registers, 8 Auxiliary Registers, 14 Control Registers, and 2 Timers
  • IEEE Standard 1149.1 Test-Access Port (JTAG)
  • Two Identical External Data and Address Buses Supporting Shared Memory Systems and High Data-Rate, Single-Cycle Transfers:
    • High Port-Data Rate of 100 MBytes/s (Each Bus)
    • 16G-Byte Continuous Program/Data/Peripheral Address Space
    • Memory-Access Request for Fast, Intelligent Bus Arbitration
    • Separate Address-, Data-, and Control-Enable Pins
    • Four Sets of Memory-Control Signals Support Different Speed Memories in Hardware
  • Packaging:
    • 325-Pin Ceramic Grid Array (GF Suffix)
    • 352-Lead Ceramic Quad Flatpack (HFH Suffix)
    • 324-Pad JEDEC-Standard TAB Frame
  • Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)
  • Separate Internal Program, Data, and DMA Coprocessor Buses for Support of Massive Concurrent Input/Output (I/O) of Program and Data Throughput, Maximizing Sustained Central Processing Unit (CPU) Performance
  • On-Chip Program Cache and Dual-Access/Single-Cycle RAM for Increased Memory-Access Performance
    • 512-Byte Instruction Cache
    • 8K Bytes of Single-Cycle Dual-Access Program or Data RAM
    • ROM-Based Bootloader Supports Program Bootup Using 8-, 16-, or 32-Bit Memories Over Any One of the Communications Ports

IEEE Standard 1149.1- 1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.
EPIC and TI are trademarks of Texas Instruments Incorporated.

The C40 digital signal processors (DSPs) are 32-bit, floating-point processors manufactured in 0.72-um, double-level metal CMOS technology. The 320C40 is a part of the fourth-generation DSPs from Texas Instruments and is designed primarily for parallel processing.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

The C40 digital signal processors (DSPs) are 32-bit, floating-point processors manufactured in 0.72-um, double-level metal CMOS technology. The 320C40 is a part of the fourth-generation DSPs from Texas Instruments and is designed primarily for parallel processing.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 2
类型 标题 下载最新的英语版本 日期
* 数据表 SMJ320C40, TMP320C40 Digital Signal Processors 数据表 (Rev. H) 2001年 10月 12日
应用手册 320C3x, 320C4x, and 320MCM42x Power-Up Sensitivity at Cold Temperatures (Rev. D) 2004年 8月 6日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

TI320C40_hfh BSDL Model

SGUM002.ZIP (7 KB) - BSDL Model
设计工具

PROCESSORS-3P-SEARCH — 基于 Arm® 的 MPU、基于 Arm 的 MCU 和 DSP 第三方搜索工具

TI 已与多家公司合作,提供各种使用 TI 处理器的软件、工具和 SOM,从而加快您的量产速度。下载此搜索工具,快速浏览我们的第三方解决方案,并寻找合适的第三方来满足您的需求。此处所列的软件、工具和模块由独立的第三方生产和管理,而非德州仪器 (TI)。

搜索工具按产品类型划分为以下类别:

  • 工具包括 IDE/编译器、调试和跟踪、仿真和建模软件以及闪存编程器。
  • 操作系统包括 TI 处理器支持的操作系统。
  • 应用软件是指应用特定的软件,包括在 TI 处理器上运行的中间件和库。
  • SoM 是模块上系统解决方案
封装 引脚 下载
CFP (HFH) 352 查看选项
CPGA (GF) 325 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频