DS90LV110A is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The design allows connection of 1 input to all 10 outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential 1 to 10 signal distribution / fanout replacing multi-drop bus applications for higher speed links with improved signal quality. It can also be used for clock distribution up to 200MHz.
The DS90LV110A accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.
The LVDS outputs can be put into TRI-STATE by use of the enable pin.
For more details, please refer to the APPLICATION INFORMATION section of this datasheet.
All trademarks are the property of their respective owners.
|Part number||立即下单||Device type||Protocols||Number of Tx||Number of Rx||Input signal||Output signal||Signaling rate (Mbps)||Operating temperature range (C)||Package Group|
|LVDS||400||-40 to 85||TSSOP | 28|
|LVDS||800||-40 to 85||TSSOP | 28|