ADS6225 具有串行 LVDS 输出的四路 12 位 125MSPS ADC | 德州仪器 TI.com.cn

ADS6225
此产品已上市,且可供购买。 可提供某些产品的较新替代品。
具有串行 LVDS 输出的四路 12 位 125MSPS ADC

具有串行 LVDS 输出的四路 12 位 125MSPS ADC - ADS6225
数据表
 

注意事项

View the ADS6000 Family Feature Video Cast Now (link in upper right corner of page)

描述

ADS6225/ADS6224/ADS6223/ADS6222 (ADS622X) is a family of high performance 12-bit 125/105/80/65 MSPS dual channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 48-pin QFN package (7 mm × 7 mm) that allows for high system integration density. The device includes 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1 dB steps up to 6 dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1 Gbps easing receiver design. The ADS622X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the ADC data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs. The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye-openings and improve signal integrity, easing capture by the receiver.

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

ADS622X has internal references, but can also support an external reference mode. The device is specified over the industrial temperature range (–40°C to 85°C).

特性

  • Maximum Sample Rate: 125 MSPS
  • 12-Bit Resolution with No Missing Codes
  • Simultaneous Sample and Hold
  • 3.5 dB Coarse Gain and up to 6 dB Programmable
    Fine Gain for SFDR/SNR Trade-Off
  • Serialized LVDS Outputs with Programmable
    Internal Termination Option
  • Supports Sine, LVCMOS, LVPECL, LVDS Clock
    Inputs and Amplitude Down to 400 mVpp
  • Internal Reference with External Reference Support
  • No External Decoupling Required for References
  • 3.3-V Analog and Digital Supply
  • 48 QFN Package (7 mm × 7 mm)
  • Pin Compatible 14-Bit Family (ADS624X – SLAS542)
  • Feature Compatible Quad Channel Family
    (ADS644X – SLAS531 and ADS642X – SLAS532)

参数

与其它产品相比 高速 ADCs (>10MSPS) 邮件 下载到电子表格中
Part number 立即下单 Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADS6225 立即下单 125     High Performance     12     2     70.9     11.4     90     1000     2     Serial LVDS     -40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS6222 无样片 65     Low Power     12     2     71.4     11.5     93     630     2     Serial LVDS     -40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS6224 立即下单 105     High Performance     12     2     71     11.4     91     900     2     Serial LVDS     -40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS6242 立即下单 65     High Performance     14     2     74.5     12     93     630     2     Serial LVDS     -40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS6243 立即下单 80     High Performance     14     2     74.4     11.9     92     760     2     Serial LVDS     -40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)