主页 数据转换器 模数转换器 (ADC) 高速 ADC (≥10MSPS)
主页
数据转换器
模数转换器 (ADC)
高速 ADC (≥10MSPS)

ADC10080

正在供货

10 位、80MSPS 模数转换器 (ADC)

立即订购
数据表

ADC10080

正在供货
数据表 立即订购

产品详情

Sample rate (max) (Msps) 80 Resolution (Bits) 10 Number of input channels 1 Interface type Parallel CMOS, TTL Analog input BW (MHz) 400 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 78.6 Architecture Pipeline SNR (dB) 59.5 ENOB (bit) 9.5 SFDR (dB) 78.8 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80 Resolution (Bits) 10 Number of input channels 1 Interface type Parallel CMOS, TTL Analog input BW (MHz) 400 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 78.6 Architecture Pipeline SNR (dB) 59.5 ENOB (bit) 9.5 SFDR (dB) 78.8 Operating temperature range (°C) -40 to 85 Input buffer No
TSSOP (PW) 28 62.08 mm² 9.7 x 6.4
  • Single +3.0V Operation
  • Selectable Full-Scale Input Swing
  • 400 MHz −3 dB Input Bandwidth
  • Low Power Consumption
  • Standby Mode
  • On-Chip Reference and Sample-and-Hold Amplifier
  • Offset Binary or Two’s Complement Data Format
  • Separate Adjustable Output Driver Supply

Key Specifications

  • Resolution: 10 Bits
  • Conversion Rate: 80 MSPS
  • Full Power Bandwidth: 400 MHz
  • DNL: ±0.25 LSB (typ)
  • SNR (fIN = 10 MHz): 59.5 dB (typ)
  • SFDR (fIN = 10 MHz): −78.7 dB (typ)
  • Power Consumption, 80 Msps: 78.6 mW
  • Single +3.0V Operation
  • Selectable Full-Scale Input Swing
  • 400 MHz −3 dB Input Bandwidth
  • Low Power Consumption
  • Standby Mode
  • On-Chip Reference and Sample-and-Hold Amplifier
  • Offset Binary or Two’s Complement Data Format
  • Separate Adjustable Output Driver Supply

Key Specifications

  • Resolution: 10 Bits
  • Conversion Rate: 80 MSPS
  • Full Power Bandwidth: 400 MHz
  • DNL: ±0.25 LSB (typ)
  • SNR (fIN = 10 MHz): 59.5 dB (typ)
  • SFDR (fIN = 10 MHz): −78.7 dB (typ)
  • Power Consumption, 80 Msps: 78.6 mW

The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current. The Standby feature reduces power consumption to just 15 mW.

The differential inputs provide a full scale selectable input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. An internal +1.2V precision bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered referenced voltage for those applications requiring increased accuracy. The output data format is user choice of offset binary or two’s complement.

This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of −40°C to +85°C.

The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current. The Standby feature reduces power consumption to just 15 mW.

The differential inputs provide a full scale selectable input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. An internal +1.2V precision bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered referenced voltage for those applications requiring increased accuracy. The output data format is user choice of offset binary or two’s complement.

This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of −40°C to +85°C.
open-in-new 查找其他 高速 ADC (≥10MSPS)
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 3
类型 标题 下载最新的英语版本 日期
* 数据表 ADC10080 10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter 数据表 (Rev. H) 2013年 3月 4日
用户指南 ADC10040/65/80 10-Bit, 40/65/80 MSPS, 3 Volt, 55.5/68.5/78.6 mW ADC User Guide 2012年 2月 20日
白皮书 High Perf, Scalable ADC Solves Many Circuit Prob W/out Expense of Pwr 2003年 11月 1日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
封装 引脚 下载
TSSOP (PW) 28 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频