产品详情

Sample rate (max) (Msps) 500 Resolution (bps) 8 Number of input channels 2 Interface type Parallel LVDS Analog input BW (MHz) 2000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 0.84 Power consumption (typ) (mW) 1250 Architecture Folding Interpolating SNR (dB) 48.5 ENOB (bit) 7.6 SFDR (dB) 59.1 Operating temperature range (°C) -40 to 70 Input buffer Yes
Sample rate (max) (Msps) 500 Resolution (bps) 8 Number of input channels 2 Interface type Parallel LVDS Analog input BW (MHz) 2000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 0.84 Power consumption (typ) (mW) 1250 Architecture Folding Interpolating SNR (dB) 48.5 ENOB (bit) 7.6 SFDR (dB) 59.1 Operating temperature range (°C) -40 to 70 Input buffer Yes
LQFP (PGE) 144 484 mm² 22 x 22
  • Single +1.9V ±0.1V Operation
  • Duty Cycle Corrected Sample Clock

Key Specifications

  • Resolution: 8 Bits
  • Max Conversion Rate: 500 MSPS
  • Code Error Rate: 10−18 (typ)
  • ENOB @ 125 MHz Input: 7.5 Bits (typ)
  • DNL: ±0.15 LSB (typ)
  • Power Consumption
    • Operating in 1:2 Demux Output: 1.25W (typ)
    • Power Down Mode: 3.3 mW (typ)

All trademarks are the property of their respective owners.

  • Single +1.9V ±0.1V Operation
  • Duty Cycle Corrected Sample Clock

Key Specifications

  • Resolution: 8 Bits
  • Max Conversion Rate: 500 MSPS
  • Code Error Rate: 10−18 (typ)
  • ENOB @ 125 MHz Input: 7.5 Bits (typ)
  • DNL: ±0.15 LSB (typ)
  • Power Consumption
    • Operating in 1:2 Demux Output: 1.25W (typ)
    • Power Down Mode: 3.3 mW (typ)

All trademarks are the property of their respective owners.

The ADC08DL502 is a dual, low power, high performance, CMOS analog-to-digital converter. The ADC08DL502 digitizes signals to 8 bits of resolution at sample rates up to 500 MSPS. Consuming a typical 1.2 Watts in demultiplex mode at 500 MSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.5 Effective Number of Bits (ENOB) with a 125 MHz input signal and a 500 MHz sample rate while providing a 10−18 Code Error Rate (C.E.R.)

The converter typically consumes 3.3 mW in the Power Down Mode and is available in a lead-free 144-lead LQFP and operates over the modified Industrial (-40°C ≤ TA ≤ +70°C) temperature range.

The ADC08DL502 is a dual, low power, high performance, CMOS analog-to-digital converter. The ADC08DL502 digitizes signals to 8 bits of resolution at sample rates up to 500 MSPS. Consuming a typical 1.2 Watts in demultiplex mode at 500 MSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.5 Effective Number of Bits (ENOB) with a 125 MHz input signal and a 500 MHz sample rate while providing a 10−18 Code Error Rate (C.E.R.)

The converter typically consumes 3.3 mW in the Power Down Mode and is available in a lead-free 144-lead LQFP and operates over the modified Industrial (-40°C ≤ TA ≤ +70°C) temperature range.

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同,但引脚排列有所不同
ADC08D502 正在供货 双通道、8 位、500MSPS 模数转换器 (ADC) Higher performance dual 8-bit 500MSPS, not pin-for-pin with ADC08DL502

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 Low Power, 8-Bit, Dual 500 MSPS A/D Converter 数据表 (Rev. B) 2013年 3月 15日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
LQFP (PGE) 144 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频