Technical Article How GaN switch integration enables low THD and high efficiency in PFC



Brent McDonald

The need for cost-effective solutions to improve power factor correction (PFC) at light loads and with peak efficiency while shrinking passive components is becoming difficult with conventional continuous conduction mode (CCM) control. Engineers are conducting significant research into complex multimode solutions to address these concerns [1], [2], and these approaches are attractive in that they enable you to shrink the size of the inductor while simultaneously improving efficiency with soft switching at lighter loads.

But in this power tip, I will present a new approach to achieving high efficiency and low total harmonic distortion (THD) that does not require the use of a complex multimode control algorithm and achieves zero switching losses under all operating conditions. This approach uses a high-performance gallium-nitride (GaN) switch with an integrated flag that indicates whether the switch turns on with zero voltage switching (ZVS). This approach enables high-efficiency ZVS under all operating conditions while simultaneously forcing the THD very low.

Topology

The topology used for this system is the integrated triangular current mode (iTCM) totem-pole PFC [3]. For high-power and high-efficiency systems, the totem-pole PFC offers a distinct advantage for conduction losses. The TCM version of this topology enforces ZVS by making sure that the inductor current always goes sufficiently negative before the switch turns on [4]. Figure 1 illustrates the iTCM version of totem-pole PFC.





The difference between the TCM converter and the iTCM converter is the presence of L_{b1} , L_{b2} and C_b . During normal operation, the voltage across C_b is equal to the input voltage V_{ac} . Two phases operating 180 degrees out of phase take advantage of ripple current cancellation and reduce the root-mean-square current stress in C_b . L_{b1} and L_{b2} are sized to only process the high-frequency AC ripple current necessary for TCM operation. This removes the DC bias required for the inductor used in TCM, as defined in [4]. Ferrite cores for L_{b1} and L_{b2} help ensure low losses in the presence of the high flux swings necessary for ZVS. L_{g1} and L_{g2} are larger in value (as much as 10 times larger) than L_{b1} and L_{b2} , which prevents most of the high-frequency current from flowing into the input source and subsequently reduces electromagnetic interference (EMI). In addition, the reduced ripple current in L_{g1} and L_{g2} enables the possible use of lower-cost core materials. Figure 1 also illustrates the ripple current envelopes for several key branches.



Control

Control is facilitated by the Texas Instruments (TI) TMS320F280049C microcontroller and LMG3526R030 GaN field-effect transistors (FETs). These FETs have an integrated zero-voltage-detection (ZVD) signal that is asserted anytime the switch turns on with ZVS. The microcontroller uses the ZVD information to adjust the switch timing parameters to turn the switch on with just enough current to achieve ZVS. For simplicity, Figure 2 illustrates a one-phase iTCM PFC converter. Table 1 defines the key variables used in this figure. The microcontroller uses an algorithm that solves the exact set of differential equations for the system. These equations use conditions that enforce ZVS on both switches and force the current to be equal to the current command. The equations are accurate, provided that the system is operating with the right amount of ZVS for both switches. When operating correctly, the algorithm yields the timing parameters for 0% THD and an optimal amount of ZVS. To facilitate the ZVS condition, each switch (S₁ and S₂) reports their respective ZVS turnon status on a cycle-by-cycle basis back to the microcontroller. In Figure 2, V_{hs,zvd} and V_{ls,zvd} denote the ZVD reporting.



Figure 2. A single-phase iTCM schematic with control signals.

Table 1. Switch timing	parameters	and	definitions.
------------------------	------------	-----	--------------

Timing parameter	Definition
fs	Switching frequency
	This is the control switch on time; during the positive half cycle, the control switch is S ₂ ; during the negative
L _{on}	half cycle, the control switch is S1
t _{off}	This is the off time of the control switch
t _{rp}	This is the dead time between the turnoff of the control switch and the turnon of the synchronous rectifier
t _{rv}	This is the dead time between the turnoff of the synchronous rectifier and the turnon of the control switch
t _{rv}	This is the dead time between the turnoff of the synchronous rectifier and the turnon of the control switch



Figure 3 illustrates the ZVD timing adjustment process. During every switching cycle, the microcontroller calculates the switch timing parameters (t_{on} , t_{off} , t_{rp} , and t_{rv}) based on the ZVD signal's cumulative history. Figure 3b shows the system operating at the ideal frequency. By ideal, I mean that the THD is 0%, and you have the perfect amount of ZVS for the high- and low-side FETs. Figure 3a shows what happens when the operating frequency is 50 kHz lower than the ideal. Notice that the high-side FET loses ZVS (as indicated by the loss of the high-side ZVD signal), while the low-side FET has more negative current than is necessary to achieve ZVS. The result is a loss of efficiency and a distorted power factor. Figure 3c occurs when the operating frequency is 50 kHz higher than the ideal. In this case, the high-side FET has ZVS but the low-side FET loses ZVS. Again, there is a clear loss of efficiency and distortion.



Figure 3. ZVD behavior with low f_s (a); ideal f_s (b); and high f_s (c).

Based on the presence or absence of the ZVD signal, the controller can increase or decrease the frequency to push the system to the optimum operating point. In this way, the control effort acts like an integrator that attempts to find the best operating frequency. The optimum will occur when the system is hovering right on the threshold of just barely getting ZVS every cycle.

Prototype performance

Figure 4 shows a prototype built with the topology and algorithm I've discussed so far.







Table 2 summarizes the specifications and important component values for the prototype.

Parameters	Value	
AC input	90 V-264 V	
Line frequency	50-60 Hz	
DC output	400 V	
Maximum power	5 kW	
Holdup time at full load	20 ms	
L _g , low-frequency inductor	140 μH	
L _b , high-frequency inductor	14 μΗ	
C _b , high-frequency blocking capacitor	1.5 μF	
THD	Open Compute Project (OCP) v3	
EMI	European Standard 55022 Class A	
Operating frequency	Variable, 75 kHz-1.2 MHz	
Microcontroller	TMS320F280049C	
High-frequency GaN FETs (S ₁₁ , S ₁₂ , S ₂₂ , S ₂₁)	LMG3526R030	
Low-frequency silicon FETs (S_3, S_4)	IPT60R022S7XTMA1	
Internal dimensions	38 mm × 65 mm × 263 mm	
Power density	120 W/in^{3}	

 Table 2. System specifications and important components

Figure 5 shows the prototype's measurement nodes and Figure 6 illustrates the system waveforms of the prototype operating under full power (5 kW). The switch-node currents, $I_{L,A}$ and $I_{L,B}$, are the sum of the current in L_g and L_b for their respective branch. The zoom section of the plot shows the waveform detail during the positive half cycle. The current waveforms have an ideal triangular shape, with just enough negative current to achieve ZVS as demonstrated by switch-node voltages V_A and V_B . Furthermore, the sinusoidal envelope of the current waveform suggests a low THD.



Figure 5. Prototype measurement nodes





Figure 6. System waveforms of the prototype operating under full power ($V_{in} = V_{out}/2$, load = 5 kW, $V_{in} = 230 V_{ac}$, $V_{out} = 400 V$).

Figure 7 shows the measured efficiency and THD across the load range. The efficiency peaks above 99% and is above 98.5% for almost the entire load range. The THD has a maximum of 10% and is below 5% for most of the load range. In order to optimize performance, the unit phase sheds or adds phases at approximately 2 kW.



Figure 7. The prototype efficiency and THD across the load range.

Achieving a high efficiency and low THD for a totem-pole PFC

You can use the ZVD signal to control the operating frequency of a totem-pole PFC converter to achieve high efficiency and low THD. For more information about this approach, as well as a simulation model for the system, see the Variable-Frequency, ZVS, 5-kW, GaN-Based, Two-Phase Totem-Pole PFC Reference Design.



Related Content

- Power Tips #114: A potential firmware mistake may lead to control instability
- Power Tips #113: Two simple isolated power options for 8 W or less
- Power Tips #112: Onboard fixtures for fault testing
- Power Tips #111: Why current sensing is a must in collaborative, mobile robots
- PFC totem pole architecture and GaN combine for high power and efficiency
- GaN transistors for efficient power conversion: buck converters

References

- Fernandes, Ryan, and Olivier Trescases. "A Multimode 1-MHz PFC Front End with Digital Peak Current Modulation." Published in IEEE Transactions on Power Electronics 31, no. 8 (August 2016): pp. 5694-5708. doi: 10.1109/TPEL.2015.2499194.
- Lim, Shu Fan, and Ashwin M. Khambadkone. "A Multimode Digital Control Scheme for Boost PFC with Higher Efficiency and Power Factor at Light Load." Published in 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Feb. 5-9, 2012, pp. 291-298. doi: 10.1109/ APEC.2012.6165833.
- Rothmund, Daniel, Dominik Bortis, Jonas Huber, Davide Biadene, and Johann W. Kolar. "10kV SiC-Based Bidirectional Soft-Switching Single-Phase AC/DC Converter Concept for Medium-Voltage Solid-State Transformers." Published in 2017 IEEE 8th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), April 17-20, 2017, pp. 1-8. doi: 10.1109/PEDG.2017.7972488.
- Liu, Zhengyang. 2017. "Characterization and Application of Wide-Band-Gap Devices for High Frequency Power Conversion." Ph.D. dissertation, Virginia Polytechnic Institute and State University. http:// hdl.handle.net/10919/77959.

Previously published on EDN.com.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated