## TMS320C55x DSP Mnemonic Instruction Set Reference Guide

Literature Number: SPRU374G October 2002



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of that third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

## **Preface**

## **Read This First**

#### About This Manual

The TMS320C55x<sup>™</sup> DSP is a fixed-point digital signal processor (DSP) in the TMS320<sup>™</sup> family, and it can use either of two forms of the instruction set: a mnemonic form or an algebraic form. This book is a reference for the mnemonic form of the instruction set. It contains information about the instructions used for all types of operations. For information on the algebraic instruction set, see *TMS320C55x DSP Algebraic Instruction Set Reference Guide*, SPRU375.

#### **Notational Conventions**

This book uses the following conventions.

☐ In syntax descriptions, the instruction is in a **bold typeface**. Portions of a syntax in **bold** must be entered as shown. Here is an example of an instruction syntax:

LMS Xmem, Ymem, ACx, ACy

**LMS** is the instruction, and it has four operands: *Xmem*, *Ymem*, *ACx*, and *ACy*. When you use **LMS**, the operands should be actual dual data-memory operand values and accumulator values. A comma and a space (optional) must separate the four values.

☐ Square brackets, [ and ], identify an optional parameter. If you use an optional parameter, specify the information within the brackets; do not type the brackets themselves.

#### Related Documentation From Texas Instruments

The following books describe the C55x<sup>™</sup> devices and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477-8924. When ordering, please identify the book by its title and literature number.

- **TMS320C55x Technical Overview** (SPRU393). This overview is an introduction to the TMS320C55x<sup>™</sup> digital signal processor (DSP). The TMS320C55x is the latest generation of fixed-point DSPs in the TMS320C5000<sup>™</sup> DSP platform. Like the previous generations, this processor is optimized for high performance and low-power operation. This book describes the CPU architecture, low-power enhancements, and embedded emulation features of the TMS320C55x.
- **TMS320C55x DSP CPU Reference Guide** (literature number SPRU371) describes the architecture, registers, and operation of the CPU for the TMS320C55x<sup>™</sup> digital signal processors (DSPs).
- **TMS320C55x DSP Algebraic Instruction Set Reference Guide** (literature number SPRU375) describes the algebraic instructions individually. It also includes a summary of the instruction set, a list of the instruction opcodes, and a cross-reference to the mnemonic instruction set.
- **TMS320C55x Programmer's Guide** (literature number SPRU376) describes ways to optimize C and assembly code for the TMS320C55x™ DSPs and explains how to write code that uses special features and instructions of the DSP.
- **TMS320C55x Optimizing C Compiler User's Guide** (literature number SPRU281) describes the TMS320C55x<sup>™</sup> C Compiler. This C compiler accepts ANSI standard C source code and produces assembly language source code for TMS320C55x devices.
- TMS320C55x Assembly Language Tools User's Guide (literature number SPRU280) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for TMS320C55x™ devices.

#### **Trademarks**

TMS320, TMS320C54x, TMS320C55x, C54x, and C55x are trademarks of Texas Instruments.

# **Contents**

1	Lists	Symbols, and Abbreviations
	1.1	nstruction Set Terms, Symbols, and Abbreviations 1-2
	1.2	nstruction Set Conditional (cond) Fields 1-
	1.3	Affect of Status Bits 1-
		I.3.1 Accumulator Overflow Status Bit (ACOVx)
		I.3.2 C54CM Status Bit1-
		I.3.3 CARRY Status Bit
		I.3.4 FRCT Status Bit 1-
		I.3.5 INTM Status Bit 1-
		I.3.6 M40 Status Bit 1-10
		I.3.7 RDM Status Bit 1-12
		I.3.8 SATA Status Bit1-12
		I.3.9 SATD Status Bit 1-13
		I.3.10 SMUL Status Bit 1-13
		I.3.11 SXMD Status Bit
		I.3.12 Test Control Status Bit (TCx)
	1.4	nstruction Set Notes and Rules 1-14
		I.4.1 Notes
		1.4.2 Rules
	1.5	Nonrepeatable Instructions 1-2
2	Paral	lism Features and Rules 2-
_		es the parallelism features and rules of the TMS320C55x DSP mnemonic instruction set.
	2.1	Parallelism Features
	2.2	Parallelism Basics
	2.3	Resource Conflicts
		2.3.1 Operators
		2.3.2 Address Generation Units
		2.3.3 Buses
	2.4	Soft-Dual Parallelism
		2.4.1 Soft-Dual Parallelism of MAR Instructions
	2.5	Execute Conditionally Instructions
	2.6	Other Exceptions2-

3		duction to Addressing Modes	3-1
	3.1	Introduction to the Addressing Modes	3-2
	3.2	Absolute Addressing Modes	
		3.2.1 k16 Absolute Addressing Mode	
		3.2.2 k23 Absolute Addressing Mode	
		3.2.3 I/O Absolute Addressing Mode	3-3
	3.3	Direct Addressing Modes	
		3.3.1 DP Direct Addressing Mode	3-4
		3.3.2 SP Direct Addressing Mode	
		3.3.3 Register-Bit Direct Addressing Mode	
		3.3.4 PDP Direct Addressing Mode	
	3.4	Indirect Addressing Modes	
		3.4.1 AR Indirect Addressing Mode	
		3.4.2 Dual AR Indirect Addressing Mode	
		3.4.3 CDP Indirect Addressing Mode	
		3.4.4 Coefficient Indirect Addressing Mode	
	3.5	Circular Addressing	
4	Instr	uction Set Summary	4-1
		mary of the TMS320C55x mnemonic instruction set.	
5		uction Set Descriptions	5-1
		iled information on the TMS320C55x DSP mnemonic instruction set.	
		O (Modify Auxiliary or Temporary Register Content by Addition)	
		O (Modify Data Stack Pointer)	
		ST (Absolute Distance)	
		(Absolute Value)	
		(Addition)	
		(Dual 16-Bit Additions)	
		::MOV (Addition with Parallel Store Accumulator Content to Memory)	
		SUB (Dual 16-Bit Addition and Subtraction)	
		SUBCC (Addition or Subtraction Conditionally)	
		SUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)	
		SUB2CC (Addition or Subtraction Conditionally with Shift)	
		V (Addition with Absolute Value)	
		R (Modify Auxiliary Register Content)	
		R (Modify Extended Auxiliary Register Content)	
		R (Parallel Modify Auxiliary Register Contents)	
		R::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate) .	
		R::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)	
		R::MPY (Modify Auxiliary Register Content with Parallel Multiply)	
		V (Load Extended Auxiliary Register with Immediate Value)	
		V (Modify Auxiliary or Temporary Register Content)	
		(Bitwise AND)	
		3 (Modify Auxiliary or Temporary Register Content by Subtraction)	
	B (Br	anch Unconditionally)	5-85
	RANI	O (Bitwise AND Memory with Immediate Value and Compare to Zero)	5-89

BCC (Branch Conditionally)	. 5-90
BCC (Branch on Auxiliary Register Not Zero)	
BCC (Compare and Branch)	
BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit)	
BCLR (Clear Memory Bit)	
BCLR (Clear Status Register Bit)	
BCNT (Count Accumulator Bits)	
BFXPA (Expand Accumulator Bit Field)	
BFXTR (Extract Accumulator Bit Field)	5-107
BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)	5-108
BNOT (Complement Memory Bit)	
BSET (Set Accumulator, Auxiliary, or Temporary Register Bit)	
BSET (Set Memory Bit)	
BSET (Set Status Register Bit)	
BTST (Test Accumulator, Auxiliary, or Temporary Register Bit)	5-112
BTST (Test Memory Bit)	
BTSTCLR (Test and Clear Memory Bit)	5 120
BTSTNOT (Test and Complement Memory Bit)	
BTSTP (Test Accumulator, Auxiliary, or Temporary Register Bit Pair)	5-122
BTSTSET (Test and Set Memory Bit)	
CALL (Call Unconditionally)	
CALLCC (Call Conditionally)	5-129
CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)	
CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)	
CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR)	
.CR (Circular Addressing Qualifier)	
DELAY (Memory Delay)	
EXP (Compute Exponent of Accumulator Content)	
FIRSADD (Symmetrical Finite Impulse Response Filter)	
FIRSSUB (Antisymmetrical Finite Impulse Response Filter)	
IDLE	
INTR (Software Interrupt)	
LMS (Least Mean Square)	
.LR (Linear Addressing Qualifier)	
MAC (Multiply and Accumulate)	
MACMZ (Multiply and Accumulate with Parallel Delay)	
MAC::MAC (Parallel Multiply and Accumulates)	
MAC::MPY (Multiply and Accumulate with Parallel Multiply)	
MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)	5-189
MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)	5-191
MANT::NEXP (Compute Mantissa and Exponent of Accumulator Content)	5-193
MAS (Multiply and Subtract)	
MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)	5-204
MAS::MAS (Parallel Multiply and Subtracts)	
MAS::MPY (Multiply and Subtract with Parallel Multiply)	
MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)	

MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content	
	5-217
MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)	5-219
MAXDIFF (Compare and Select Accumulator Content Maximum)	5-222
MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)	5-228
MINDIFF (Compare and Select Accumulator Content Minimum)	
mmap (Memory-Mapped Register Access Qualifier)	
MOV (Load Accumulator from Memory)	
MOV (Load Accumulator Pair from Memory)	
MOV (Load Accumulator with Immediate Value)	
MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)	
MOV (Load Accumulator, Auxiliary, or Temporary Register Content with	0 20 .
Immediate Value)	5-260
MOV (Load Auxiliary or Temporary Register Pair from Memory)	
MOV (Load CPU Register from Memory)	
MOV (Load CPU Register with Immediate Value)	
MOV (Load Extended Auxiliary Register from Memory)	
MOV (Load Memory with Immediate Value)	
MOV (Move Accumulator Content to Auxiliary or Temporary Register)	
MOV (Move Accumulator, Auxiliary, or Temporary Register Content)	
MOV (Move Auxiliary or Temporary Register Content to Accumulator)	
MOV (Move Auxiliary or Temporary Register Content to Accumulator)	
MOV (Move CPU Register Content to Auxiliary or Temporary Register)	
MOV (Move Extended Auxiliary Register Content)	
MOV (Move Memory to Memory)	
MOV (Store Accumulator Content to Memory)	
MOV (Store Accumulator Pair Content to Memory)	
MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)	
MOV (Store Auxiliary or Temporary Register Pair Content to Memory)	
MOV (Store CPU Register Content to Memory)	
MOV (Store Extended Auxiliary Register Content to Memory)	5-320
MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content	
to Memory)	
MPY (Multiply)	
MPY::MAC (Multiply with Parallel Multiply and Accumulate)	
MPY::MPY (Parallel Multiplies)	
MPYM::MOV (Multiply with Parallel Store Accumulator Content to Memory)	
NEG (Negate Accumulator, Auxiliary, or Temporary Register Content)	
NOP (No Operation)	
NOT (Complement Accumulator, Auxiliary, or Temporary Register Content)	
OR (Bitwise OR)	5-346
POP (Pop Top of Stack)	5-355
POPBOTH (Pop Accumulator or Extended Auxiliary Register Content from	
Stack Pointers)	
port (Peripheral Port Register Access Qualifiers)	5-363
PSH (Push to Top of Stack)	
PSHBOTH (Push Accumulator or Extended Auxiliary Register Content to	
Stack Pointers)	
RESET (Software Reset)	5-373

RET (Return Unconditionally)	5-377
RETCC (Return Conditionally)	5-379
RETI (Return from Interrupt)	5-381
ROL (Rotate Left Accumulator, Auxiliary, or Temporary Register Content)	5-383
ROR (Rotate Right Accumulator, Auxiliary, or Temporary Register Content)	5-385
ROUND (Round Accumulator Content)	5-387
RPT (Repeat Single Instruction Unconditionally)	5-389
RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)	5-394
RPTB (Repeat Block of Instructions Unconditionally)	5-397
RPTCC (Repeat Single Instruction Conditionally)	
RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)	5-411
SAT (Saturate Accumulator Content)	5-413
SFTCC (Shift Accumulator Content Conditionally)	5-415
SFTL (Shift Accumulator Content Logically)	5-417
SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically)	5-420
SFTS (Signed Shift of Accumulator Content)	5-423
SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)	5-432
SQA (Square and Accumulate)	5-437
SQDST (Square Distance)	5-440
SQR (Square)	5-442
SQS (Square and Subtract)	
SUB (Dual 16-Bit Subtractions)	
SUB (Subtraction)	5-457
SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)	
SUBADD (Dual 16-Bit Subtraction and Addition)	5-485
SUBC (Subtract Conditionally)	5-490
SWAP (Swap Accumulator Content)	
SWAP (Swap Auxiliary Register Content)	
SWAP (Swap Auxiliary and Temporary Register Content)	
SWAP (Swap Temporary Register Content)	
SWAPP (Swap Accumulator Pair Content)	
SWAPP (Swap Auxiliary Register Pair Content)	
SWAPP (Swap Auxiliary and Temporary Register Pair Content)	
SWAPP (Swap Temporary Register Pair Content)	
SWAP4 (Swap Auxiliary and Temporary Register Pairs Content)	
TRAP (Software Trap)	
XCC (Execute Conditionally)	
XOR (Bitwise Exclusive OR)	5-514
Instruction Opcodes in Sequential Order	6-1
Provides the opcode in sequential order for each TMS320C55x DSP instruction syntax.	
6.1 Instruction Set Opcodes	6-2
6.2 Instruction Set Opcode Symbols and Abbreviations	
Cross-Reference of Algebraic and Mnemonic Instruction Sets	7-1
Cross-Reference of TMS320C55x DSP Algebraic and Mnemonic Instruction Sets.	

6

7

# **Figures**

5–1	Status Registers Bit Mapping	. 5-104
5–2	Status Registers Bit Mapping	. 5-114
5–3	Effects of a Software Reset on Status Registers	. 5-376
5–4	Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL)	
	Instruction	. 5-401

# **Tables**

1–1	Instruction Set Terms, Symbols, and Abbreviations	1-2
1–2	Operators Used in Instruction Set	
1–3	Instruction Set Conditional (cond) Field	
1–4	Nonrepeatable Instructions	
3–1	Addressing-Mode Operands	
3–2	Absolute Addressing Modes	
3–3	Direct Addressing Modes	3-4
3–4	Indirect Addressing Modes	3-6
3–5	DSP Mode Operands for the AR Indirect Addressing Mode	3-8
3–6	Control Mode Operands for the AR Indirect Addressing Mode	3-12
3–7	Dual AR Indirect Operands	3-15
3–8	CDP Indirect Operands	3-17
3–9	Coefficient Indirect Operands	3-19
3–10	Circular Addressing Pointers	3-20
4–1	Mnemonic Instruction Set Summary	4-3
5–1	Opcodes for Load CPU Register from Memory Instruction	5-267
5–2	Opcodes for Load CPU Register with Immediate Value Instruction	5-269
5–3	Opcodes for Move Auxiliary or Temporary Register Content to CPU Register Instruction	5-277
5–4	Opcodes for Move CPU Register Content to Auxiliary or Temporary Register Instruction	
5–5	Opcodes for Store CPU Register Content to Memory Instruction	
5–6	Effects of a Software Reset on DSP Registers	
6–1	Instruction Set Opcodes	
6–2	Instruction Set Opcode Symbols and Abbreviations	6-15
7–1	Cross-Reference of Algebraic and Mnemonic Instruction Sets	7-2

## **Chapter 1**

# Terms, Symbols, and Abbreviations

This chapter lists and defines the terms, symbols, and abbreviations used in the TMS320C55x<sup>™</sup> DSP mnemonic instruction set summary and in the individual instruction descriptions. Also provided are instruction set notes and rules and a list of nonrepeatable instructions.

Торіс	
1.1	Instruction Set Terms, Symbols, and Abbreviations 1-2
1.2	Instruction Set Conditional (cond) Fields 1-7
1.3	Affect of Status Bits 1-9
1.4	Instruction Set Notes and Rules 1-14
1.5	Nonrepeatable Instructions

### 1.1 Instruction Set Terms, Symbols, and Abbreviations

Table 1–1 lists the terms, symbols, and abbreviations used and Table 1–2 lists the operators used in the instruction set summary and in the individual instruction descriptions.

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations

Symbol	Meaning
[]	Optional operands
40	If the optional 40 keyword is applied to the instruction, the instruction provides the option to locally set M40 to 1 for the execution of the instruction
ACB	Bus that brings D-unit registers to A-unit and P-unit operators
ACOVx	Accumulator overflow status bit: ACOV0, ACOV1, ACOV2, ACOV3
ACw, ACx, ACy, ACz	Accumulator: AC0, AC1, AC2, AC3
ARn_mod	Content of selected auxiliary register (ARn) is premodified or postmodified in the address generation unit.
ARx, ARy	Auxiliary register: AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7
AU	A unit
Baddr	Register bit address
BitIn	Shifted bit in: Test control flag 2 (TC2) or CARRY status bit
BitOut	Shifted bit out: Test control flag 2 (TC2) or CARRY status bit
BORROW	Logical complement of CARRY status bit
C, Cycles	Execution in cycles. For conditional instructions, x/y field means: x cycle, if the condition is true. y cycle, if the condition is false.
CA	Coefficient address generation unit
CARRY	Value of CARRY status bit
Cmem	Coefficient indirect operand referencing a 16-bit or 32-bit value in data space
cond	Condition based on accumulator (ACx) value, auxiliary register (ARx) value, temporary register (Tx) value, test control (TCx) flag, or CARRY status bit. See section 1.2.
CR	Coefficient Read bus
CSR	Computed single-repeat register

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations (Continued)

Symbol	Meaning
DA	Data address generation unit
DR	Data Read bus
dst	Destination accumulator (ACx), lower 16 bits of auxiliary register (ARx), or temporary register (Tx): AC0, AC1, AC2, AC3 AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7 T0, T1, T2, T3
DU	D unit
DW	Data Write bus
Dx	Data address label coded on x bits (absolute address)
Е	Indicates if the instruction contains a parallel enable bit.
KAB	Constant bus
KDB	Constant bus
kx	Unsigned constant coded on x bits
Kx	Signed constant coded on x bits
Lmem	Long-word single data memory access (32-bit data access). Same legal inputs as Smem.
lx	Program address label coded on x bits (unsigned offset relative to program counter register)
Lx	Program address label coded on x bits (signed offset relative to program counter register)
Operator	Operator(s) used by an instruction.
Pipe, Pipeline	Pipeline phase in which the instruction executes:  AD Address D Decode R Read X Execute
pmad	Program memory address
Px	Program or data address label coded on x bits (absolute address)
RELOP	Relational operators: == equal to < less than >= greater than or equal to != not equal to

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations (Continued)

Symbol	Meaning
R or rnd	If the optional R or rnd keyword is applied to the instruction, rounding is performed in the instruction
RPTC	Single-repeat counter register
S, Size	Instruction size in bytes.
SA	Stack address generation unit
saturate	If the optional saturate keyword is applied to the input operand, the 40-bit output of the operation is saturated
SHFT	4-bit immediate shift value, 0 to 15
SHIFTW	6-bit immediate shift value, -32 to +31
Smem	Word single data memory access (16-bit data access)
SP	Data stack pointer
src	Source accumulator (ACx), lower 16 bits of auxiliary register (ARx), or temporary register (Tx): AC0, AC1, AC2, AC3 AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7 T0, T1, T2, T3
SSP	System stack pointer
STx	Status register: ST0, ST1, ST2, ST3
TAx, TAy	Auxiliary register (ARx) or temporary register (Tx): AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7 T0, T1, T2, T3
TCx, TCy	Test control flag: TC1, TC2
TRNx	Transition register: TRN0, TRN1
Тх, Ту	Temporary register: T0, T1, T2, T3
U or uns	If the optional U or uns keyword is applied to the input operand, the operand is zero extended

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations (Continued)

Symbol	Meaning
XAdst	Destination extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx):  XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7
XARx	All 23 bits of extended auxiliary register: XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7
XAsrc	Source extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7
xdst	Accumulator: AC0, AC1, AC2, AC3
	Destination extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7
xsrc	Accumulator: AC0, AC1, AC2, AC3
	Source extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7
Xmem, Ymem	Indirect dual data memory access (two data accesses)

Table 1-2. Operators Used in Instruction Set

Symbols Operators Evaluation		Evaluation	
+ -	~	Unary plus, minus, 1s complement	Right to left
* /	%	Multiplication, division, modulo	Left to right
+	_	Addition, subtraction	Left to right
<<	>>	Signed left shift, right shift	Left to right
<<<	>>>	Logical left shift, logical right shift	Left to right
<	<=	Less than, less than or equal to	Left to right
>	>=	Greater than, greater than or equal to	Left to right
==	!=	Equal to, not equal to	Left to right
&		Bitwise AND	Left to right
1		Bitwise OR	Left to right
۸		Bitwise exclusive OR (XOR)	Left to right

**Note:** Unary +, -, and \* have higher precedence than the binary forms.

### 1.2 Instruction Set Conditional (cond) Fields

Table 1–3 lists the testing conditions available in the cond field of the conditional instructions.

Table 1-3. Instruction Set Conditional (cond) Field

Bit or Register	Condition (cond) Field	For Condition to be True	
Accumulator	Tests the accumulator (ACx) content against 0. The comparison against 0 depends on M40 status bit:		
	$\Box$ If M40 = 0, ACx(31–0)	is compared to 0.	
	$\Box$ If M40 = 1, ACx(39–0) is compared to 0.		
	ACx == #0	ACx content is equal to 0	
	ACx < #0	ACx content is less than 0	
	ACx > #0	ACx content is greater than 0	
	ACx != #0	ACx content is not equal to 0	
	ACx <= #0	ACx content is less than or equal to 0	
	ACx >= #0	ACx content is greater than or equal to 0	
Accumulator Overflow Status Bit	Tests the accumulator overflow status bit (ACOVx) against 1; when the optional! symbol is used before the bit designation, the bit can be tested against 0. When this condition is used, the corresponding ACOVx is cleared to 0.		
	overflow(ACx)	ACOVx bit is set to 1	
	!overflow(ACx)	ACOVx bit is cleared to 0	
Auxiliary Register	Tests the auxiliary register (ARx) content against 0.		
	ARx == #0	ARx content is equal to 0	
	ARx < #0	ARx content is less than 0	
	ARx > #0	ARx content is greater than 0	
	ARx != #0	ARx content is not equal to 0	
	ARx <= #0	ARx content is less than or equal to 0	
	ARx >= #0	ARx content is greater than or equal to 0	
CARRY Status Bit	Tests the CARRY status bit against 1; when the optional ! symbol is used before the bit designation, the bit can be tested against 0.		
	CARRY	CARRY bit is set to 1	
	!CARRY	CARRY bit is cleared to 0	

Table 1–3. Instruction Set Conditional (cond) Field (Continued)

Bit or Register	Condition (cond) Field	For Condition to be True
Temporary Register	Tests the temporary register (Tx) content against 0.	
	Tx == #0	Tx content is equal to 0
	Tx < #0	Tx content is less than 0
	Tx > #0	Tx content is greater than 0
	Tx != #0	Tx content is not equal to 0
	Tx <= #0	Tx content is less than or equal to 0
	Tx >= #0	Tx content is greater than or equal to 0
Test Control Flags		(TC1 and TC2) independently against 1; when ed before the flag designation, the flag can be st 0.
	TCx	TCx flag is set to 1
	!TCx	TCx flag is cleared to 0
	TC1 and TC2 can be comb logical bit combinations:	ined with an AND (&), OR ( ), and XOR (^)
	TC1 & TC2	TC1 AND TC2 is equal to 1
	!TC1 & TC2	TC1 AND TC2 is equal to 1
	TC1 & !TC2	TC1 AND $\overline{\text{TC2}}$ is equal to 1
	!TC1 & !TC2	TC1 AND TC2 is equal to 1
	TC1   TC2	TC1 OR TC2 is equal to 1
	!TC1   TC2	TC1 OR TC2 is equal to 1
	TC1   !TC2	TC1 OR TC2 is equal to 1
	!TC1   !TC2	TC1 OR TC2 is equal to 1
	TC1 ^ TC2	TC1 XOR TC2 is equal to 1
	!TC1 ^ TC2	TC1 XOR TC2 is equal to 1
	TC1 ^ !TC2	TC1 XOR TC2 is equal to 1
	!TC1 ^ !TC2	TC1 XOR TC2 is equal to 1

### 1.3 Affect of Status Bits

1.3.1	Accumulator Overflow Status Bit (ACOVx)		
	The ACOV[0-3] depends on M40:		
			When M40 = 0, overflow is detected at bit position 31
			When M40 = 1, overflow is detected at bit position 39
		If a to 1	n overflow is detected, the destination accumulator overflow status bit is set 1.
1.3.2	C54CM Statu	s B	it
			When C54CM = 0, the enhanced mode, the CPU supports code originally developed for a TMS320C55 $x^{TM}$ DSP.
			When C54CM = 1, the compatible mode, all the C55x CPU resources remain available; therefore, as you translate code, you can take advantage of the additional features on the C55x DSP to optimize your code. This mode must be set when you are porting code that was originally developed for a TMS320C54 $x^{TM}$ DSP.
1.3.3	CARRY Statu	ıs B	sit
			When M40 = 0, the carry/borrow is detected at bit position 31
			When M40 = 1, the carry/borrow is detected at bit position 39
			nen performing a logical shift or signed shift that affects the CARRY status and the shift count is zero, the CARRY status bit is cleared to 0.
1.3.4	FRCT Status	Bit	
			When FRCT = 0, the fractional mode is OFF and results of multiply operations are not shifted.
			When FRCT = 1, the fractional mode is ON and results of multiply operations are shifted left by 1 bit to eliminate an extra sign bit.
1.3.5	INTM Status	Bit	
			e INTM bit globally enables or disables the maskable interrupts. This bit has effect on nonmaskable interrupts (those that cannot be blocked by software).
			When INTM = 0, all unmasked interrupts are enabled.
			When INTM = 1, all maskable interrupts are disabled.

#### 1.3.6 M40 Status Bit

- $\square$  When M40 = 0:
  - overflow is detected at bit position 31
  - the carry/borrow is detected at bit position 31
  - saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)
  - TMS320C54x<sup>™</sup> DSP compatibility mode
  - for conditional instructions, the comparison against 0 (zero) is performed on 32 bits, ACx(31–0)
- $\square$  When M40 = 1:
  - overflow is detected at bit position 39
  - the carry/borrow is detected at bit position 39
  - saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)
  - for conditional instructions, the comparison against 0 (zero) is performed on 40 bits, ACx(39–0)

#### 1.3.6.1 M40 Status Bit When Sign Shifting

In D-unit shifter:

- ☐ When shifting to the LSBs:
  - when M40 = 0, the input to the shifter is modified according to SXMD and then the modified input is shifted according to the shift quantity:
    - if SXMD = 0, 0 is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
    - if SXMD = 1, bit 31 of the source operand is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
  - bit 39 is extended according to SXMD
  - the shifted-out bit is extracted at bit position 0
- ☐ When shifting to the MSBs:
  - 0 is inserted at bit position 0
  - $\blacksquare$  if M40 = 0, the shifted-out bit is extracted at bit position 31
  - $\blacksquare$  if M40 = 1, the shifted-out bit is extracted at bit position 39

 $\square$  After shifting, unless otherwise noted, when M40 = 0: overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVx bit is set) the carry/borrow is detected at bit position 31 ■ if SATD = 1, when an overflow is detected, ACx saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow) ■ TMS320C54x<sup>TM</sup> DSP compatibility mode  $\square$  After shifting, unless otherwise noted, when M40 = 1: overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set) ■ the carry/borrow is detected at bit position 39 ■ if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow) In A-unit ALU: ☐ When shifting to the LSBs, bit 15 is sign extended ☐ When shifting to the MSBs, 0 is inserted at bit position 0 After shifting, unless otherwise noted: overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set) ■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)

#### 1.3.6.2 M40 Status Bit When Logically Shifting

In D-unit shifter:

- ☐ When shifting to the LSBs:
  - if M40 = 0, 0 is inserted at bit position 31 and the guard bits (39–32) of the destination accumulator are cleared
  - $\blacksquare$  if M40 = 1, 0 is inserted at bit position 39
  - the shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit

- ☐ When shifting to the MSBs:
  - 0 is inserted at bit position 0
  - if M40 = 0, the shifted-out bit is extracted at bit position 31 and stored in the CARRY status bit, and the guard bits (39–32) of the destination accumulator are cleared
  - if M40 = 1, the shifted-out bit is extracted at bit position 39 and stored in the CARRY status bit

#### In A-unit ALU:

- ☐ When shifting to the LSBs:
  - 0 is inserted at bit position 15
  - the shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit
- ☐ When shifting to the MSBs:
  - 0 is inserted at bit position 0
  - the shifted-out bit is extracted at bit position 15 and stored in the CARRY status bit

#### 1.3.7 RDM Status Bit

When the optional rnd or R keyword is applied to the instruction, then rounding is performed in the D-unit shifter. This is done according to RDM:

- When RDM = 0, the biased rounding to the infinite is performed. 8000h  $(2^{15})$  is added to the 40-bit result of the shift result.
- When RDM = 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSBs of the 40-bit result of the shift result, 8000h (2<sup>15</sup>) is added:

```
if( 8000h < bit(15-0) < 10000h)
   add 8000h to the 40-bit result of the shift result.
else if( bit(15-0) == 8000h)
   if( bit(16) == 1)
   add 8000h to the 40-bit result of the shift result.</pre>
```

If a rounding has been performed, the 16 lowest bits of the result are cleared to 0.

#### 1.3.8 SATA Status Bit

This status bit controls operations performed in the A unit.

- $\square$  When SATA = 0, no saturation is performed.

#### 1.3.9 SATD Status Bit

Thi	s status bit controls operations performed in the D unit.
	When SATD = 0, no saturation is performed.
	When SATD = 1 and an overflow is detected, the destination register is saturated.

#### 1.3.10 SMUL Status Bit

When $SMUL = 0$ , the saturation mode is	OFF.

When SMUL = 1, the saturation mode is ON. When SMUL = 1, FRCT = 1, and SATD = 1, the result of 18000h × 18000h is saturated to 00 7FFF FFFFh (regardless of the value of the M40 bit). This forces the product of the two negative numbers to be a positive number. For multiply-and-accumulate/subtract instructions, the saturation is performed after the multiplication and before the addition/subtraction.

#### 1.3.11 SXMD Status Bit

This status bit controls operations performed in the D unit.

- $\square$  When SXMD = 0, input operands are zero extended.
- ☐ When SXMD = 1, input operands are sign extended.

#### 1.3.12 Test Control Status Bit (TCx)

The test control status bits (TC1 or TC2) hold the result of a test performed by the instruction.

#### 1.4 Instruction Set Notes and Rules

#### 1.4.1 Notes

Mnemonic syntax keywords and operand modifiers are case insensitive. You can write:

```
ABDST *AR0, *ar1, AC0, ac1 or aBdST *ar0, *aR1, aC0, Ac1
```

Operands for commutative operations (+, \*, &, |, ^) can be arranged in any order.

#### 1.4.2 Rules

☐ Simple instructions are not allowed to span multiple lines. One exception, single instructions that use the double colons, ::, notation to imply parallelism. These instructions may be split up following the :: notation.

The following example shows a single instruction (dual multiply) occupying two lines:

```
MPYR40 uns(Xmem), uns(Cmem), ACx
:: MPYR40 uns(Ymem), uns(Cmem), ACy
```

☐ User-defined parallelism instructions (using || notation) are allowed to span multiple lines. For example, all of the following instructions are legal:

```
MOV AC0, AC1 || MOV AC2, AC3

MOV AC0, AC1 ||

MOV AC2, AC3

MOV AC0, AC1

|| MOV AC2, AC3

MOV AC0, AC1

|| MOV AC2, AC3
```

#### 1.4.2.1 Reserved Words

Register names are reserved and they may not be used as names of identifiers, labels, etc. Mnemonic syntax names are not reserved.

### 1.4.2.2 Mnemonic Syntax Roots

The following root words are used in the mnemonic syntax.

Root	Meaning	
ABS	Absolute value	
ADD	Addition	
AND	Bitwise AND	
В	Branch	
CALL	Function call	
CLR	Assign the value to 0	
CMP	Compare	
CNT	Count	
EXP	Exponent	
MAC	Multiply and accumulate	
MAR	Modify auxiliary register content	
MAS	Multiply and subtract	
MAX	Maximum	
MIN	Minimum	
MOV	Move data	
MPY	Multiply	
NEG	Negate (2s complement)	
NOT	Bitwise complement (1s complement)	
OR	Bitwise OR	
POP	Pop from top of the stack	
PSH	Push to top of the stack	
RET	Return	
ROL	Rotate left	
ROR	Rotate right	
RPT	Repeat	
SAT	Saturate	
SET	Assign the value to 1	
SFT	Shift (left or right depending on sign of shift count)	
SQA	Square and add	
SQR	Square	
SQS	Square and subtract	
SUB	Subtraction	

**SWAP** Swap register contents

TST Test bit

XOR Bitwise exclusive-OR (XOR)

XPA Expand **XTR** Extract

#### 1.4.2.3 Mnemonic Syntax Prefixes

The following prefixes are used in the mnemonic syntax.

#### **Prefix Meaning**

Α Instruction happens in address phase and is subject to circular addressing effects. Also, it occurs in the DAGEN functional unit and cannot be placed in parallel with any instruction that uses dual addressing mode.

В Bit instruction. Note that B is also a root (branch), suffix (borrow), and prefix (bit). The differences in context should prevent any confusion.

#### 1.4.2.4 Mnemonic Syntax Suffixes

Suffixes can be combined. For the multiply variant instructions, the combination order is: MKR {40, A, Z, or U}. This list does not imply that all of the suffixes will ever be combined at once; but, when they are combined, they will be in this order.

Suffix	Meaning
40	Enables the M40 mode (all 40 bits of the accumulator count)
В	Borrow
С	Carry
CC	Conditional
I	Enable interrupts
K	Multiply has a constant operand
L	Logical shift (left or right depending on sign of shift count)
М	This instruction has the option of assigning a memory operand to T3; regardless of whether that assignment actually occurs.
R	Round
S	Signed shift (left or right depending on sign of shift count)
U	Unsigned
V	Absolute value
Z	Delay on the memory operand

#### 1.4.2.5 Literal and Address Operands

Literals in the mnemonic strings are denoted as K or k fields. In the Smem address modes that require an offset, the offset is also a literal (K16 or k3). 8-bit and 16-bit literals are allowed to be linktime-relocatable; for other literals, the value must be known at assembly time.

Addresses are the elements of the mnemonic strings denoted by P, L, and I. Further, 16-bit and 24-bit absolute address Smem modes are addresses, as is the dma Smem mode, denoted by the @ syntax. Addresses may be assembly-time constants or symbolic linktime-known constants or expressions.

Both literals and addresses follow syntax rule 1. For addresses only, rules 2 and 3 also apply.

#### Rule 1

A valid address or literal is a # followed by one of the following:

- □ a number (#123)
- an identifier (#FOO)
- a parenthesized expression (#(FOO + 2))

Note that # is not used inside the expression.

#### Rule 2

When an address is used in a dma, the address does not need to have a leading #, be it a number, a symbol or an expression. These are all legal:

@#123
@123
@#foo
@foo
@#(foo+2)
@(foo+2)

#### Rule 3

When used in contexts other than dma (such as branch targets or Smemabsolute address), addresses generally need a leading #. As a convenience, the # may be omitted in front of an identifier. These are all legal:

Branch	Absolute Address		
в #123	*(#123)		
B #foo	*(#foo)		
B foo	*(foo)		
B #(foo+2)	*(#(foo+2))		
These are illegal:			
в 123	*(123)		
B (foo+2)	*((foo+2))		

#### 1.4.2.6 Memory Operands

- Syntax of Smem is the same as that of Lmem or Baddr.
- ☐ In the following instruction syntaxes, Smem cannot reference to a memory-mapped register (MMR). No instruction can access a byte within a memory-mapped register. If Smem is an MMR in one of the following syntaxes, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

```
MOV [uns(]high_byte(Smem)[)], dst
MOV [uns(]low_byte(Smem)[)], dst
MOV high_byte(Smem) << #SHIFTW, ACx
MOV low_byte(Smem) << #SHIFTW, ACx
MOV src, high_byte(Smem)
MOV src, low_byte(Smem)</pre>
```

- Syntax of Xmem is the same as that of Ymem.
- ☐ Syntax of coefficient operands, Cmem:

```
*CDP

*CDP+

*CDP-

*(CDP + T0), when C54CM = 0

*(CDP + AR0), when C54CM = 1
```

When an instruction uses a Cmem operand with paralleled instructions, the pointer modification of the Cmem operand must be the same for both instructions of the paralleled pair or the assembler generates an error. For example:

```
MAC *AR2+, *CDP+, AC0 :: MAC *AR3+, *CDP+, AC1
```

☐ An optional mmr prefix is allowed to be specified for indirect memory operands, for example, mmr (\*ARO). This is an assertion by you that this is an access to a memory-mapped register. The assembler checks whether such access is legal in given circumstances.

The mmr prefix is supported for Xmem, Ymem, indirect Smem, indirect Lmem, and Cmem operands. It is not supported for direct memory operands; it is expected that an explicit mmap() instruction is used in conjunction with direct memory operands to indicate MMR access.

Note that the mmr prefix is part of the syntax. It is an implementation restriction that mmr cannot exchange positions with other prefixes around the memory operand, such as dbl or uns. If several prefixes are specified, mmr must be the innermost prefix. Thus, uns(mmr(\*AR0)) is legal, but mmr(uns(\*AR0)) is not legal.

☐ The following indirect operands **cannot** be used for accesses to I/O space. An instruction using one of these operands requires a 2-byte extension for the constant. This extension would prevent the use of the port() qualifier needed to indicate an I/O-space access.

```
*ARn(#K16)
*+ARn(#K16)
*CDP(#K16)
*+CDP(#K16)
```

Also, the following instructions that include the delay operation cannot be used for accesses to I/O space:

```
DELAY Smem

MACM[R]Z [T3 = ] Smem, Cmem, ACx
```

Any illegal access to I/O space will generate a hardware bus-error interrupt (BERRINT) to be handled by the CPU.

#### 1.4.2.7 Operand Modifiers

Operand modifiers look like function calls on operands. Note that uns is an operand modifier meaning unsigned and that the instruction suffix U also means unsigned. The operand modifier uns is used when the operand is modified on the way to the rest of the operation (MAC). The instruction suffix U is used when the whole operation is affected (MPYMU, CMPU, BCCU).

Modifier	Meaning
dbl	Access a true 32-bit memory operand
dual	Access a 32-bit memory operand for use as two independent 16-bit halves of the given operation
HI	Access upper 16 bits of the accumulator
high_byte	Access the high byte of the memory location
LO	Access lower 16 bits of the accumulator
low_byte	Access the low byte of the memory location
pair	Dual register access
rnd	Round
saturate	Saturate
uns	Unsigned operand (not used in MOV instructions)

When an instruction uses a Cmem operand with paralleled instructions and the Cmem operand is defined as unsigned (uns), both Cmem operands of the paralleled pair must be defined as unsigned (and reciprocally).

When an instruction uses both Xmem and Ymem operands with paralleled instructions and the Xmem operand is defined as unsigned (uns), Ymem operand must also be defined as unsigned (and reciprocally).

## 1.5 Nonrepeatable Instructions

Table 1–4 lists the instructions that cannot be used in a repeatable instruction.

Table 1-4. Nonrepeatable Instructions

Instruction Description	Mnemonic Syntax That Cannot Be Repeated
ADD: Addition†	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy
	ADD K16, Smem
AND: Bitwise AND†	AND k16, Smem
B: Branch Unconditionally	В АСх
	B L7
	B L16
	B P24
<b>BAND:</b> Bitwise AND Memory with Immediate Value and Compare to Zero†	BAND Smem, k16, TCx
BCC: Branch Conditionally	BCC I4, cond
	BCC L8, cond
	BCC L16, cond
	BCC P24, cond
BCC: Branch on Auxiliary Register Not Zero	BCC L16, ARn_mod != #0
BCC: Compare and Branch	BCC[U] L8, src RELOP K8
BCLR: Clear Status Register Bit	BCLR k4, STx_55
	BCLR f-name
BSET: Set Status Register Bit	BSET k4, STx_55
	BSET f-name
CALL: Call Unconditionally	CALL ACx
	CALL L16
	CALL P24
CALLCC: Call Conditionally	CALLCC L16, cond
	CALLCC P24, cond
CMP: Compare Memory with Immediate Value†	CMP Smem == K16, TCx

<sup>&</sup>lt;sup>†</sup>This instruction may not be repeated when using the \*(#k23) absolute addressing mode to access the memory operand Smem.

Table 1-4. Nonrepeatable Instructions (Continued)

Instruction Description	Mnemonic Syntax That Cannot Be Repeated
IDLE	IDLE
INTR: Software Interrupt	INTR k5
MAC: Multiply and Accumulate†	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy
MOV: Load Accumulator from Memory†	MOV [uns(]Smem[)] << #SHIFTW, ACx
MOV: Load CPU Register from Memory	MOV Smem, DP
	MOV dbl(Lmem), RETA
MOV: Load CPU Register with Immediate Value	MOV k16, DP
MOV: Load Memory with Immediate Value†	MOV K16, Smem
MOV: Move CPU Register Content to Auxiliary or Temporary Register	MOV RPTC, TAX
MOV: Store Accumulator Content to Memory <sup>†</sup>	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem
	MOV [uns(][rnd(]HI[(saturate](ACx << #SHIFTW)[)))], Smem
MOV: Store CPU Register Content to Memory	MOV RETA, dbl(Lmem)
MPY: Multiply <sup>†</sup>	MPYMK[R] [T3 = ]Smem, K8, ACx
OR: Bitwise OR <sup>†</sup>	OR k16, Smem
RESET: Software Reset	RESET
RET: Return Unconditionally	RET
RETCC: Return Conditionally	RETCC cond
RETI: Return from Interrupt	RETI
ROUND: Round Accumulator Content	ROUND [ACx,] ACy
RPT: Repeat Single Instruction Unconditionally	RPT k8
	RPT k16
	RPT CSR
RPTADD: Repeat Single Instruction	RPTADD CSR, TAX
Unconditionally and Increment CSR	RPTADD CSR, k4

 $<sup>^{\</sup>dagger}$  This instruction may not be repeated when using the  $^{\star}$ (#k23) absolute addressing mode to access the memory operand Smem.

Table 1-4. Nonrepeatable Instructions (Continued)

Instruction Description	Mnemonic Syntax That Cannot Be Repeated
RPTB: Repeat Block of Instructions Unconditionally	RPTBLOCAL pmad
	RPTB pmad
RPTCC: Repeat Single Instruction Conditionally	RPTCC k8, cond
RPTSUB: Repeat Single Instruction Unconditionally and Decrement CSR	RPTSUB CSR, k4
SUB: Subtraction <sup>†</sup>	SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy
TRAP: Software Trap	TRAP k5
XCC: Execute Conditionally	XCC [label, ]cond
	XCCPART [label, ]cond
XOR: Bitwise Exclusive OR (XOR)†	XOR k16, Smem

<sup>†</sup>This instruction may not be repeated when using the \*(#k23) absolute addressing mode to access the memory operand Smem.

## **Parallelism Features and Rules**

This chapter describes the parallelism features and rules of the TMS320C55x™ DSP mnemonic instruction set.

Горіс	pic P	
2.1	Parallelism Features	. 2-2
2.2	Parallelism Basics	. 2-3
2.3	Resource Conflicts	. 2-4
2.4	Soft-Dual Parallelism	. 2-5
2.5	Execute Conditionally Instructions	. 2-6
2.6	Other Exceptions	. 2-7

#### 2.1 Parallelism Features

The C55x<sup>™</sup> DSP architecture enables you to execute two instructions in parallel within the same cycle of execution. The types of parallelism are:

Built-in parallelism within a single instruction.

Some instructions perform two different operations in parallel. Double colons, ::, are used to separate the two operations. This type of parallelism is also called implied parallelism. For example:

```
MPY *AR0, *CDP, AC0
:: MPY *AR1, *CDP, AC1
```

This is a single instruction. The data referenced by AR0 is multiplied by the coefficient referenced by CDP. At the same time, the data referenced by AR1 is multiplied by the same coefficient (CDP).

User-defined parallelism between two instructions.

Two instructions may be paralleled by you or the C compiler. The parallel bars, ||, are used to separate the two instructions to be executed in parallel. For example:

```
MPYM *AR1-, *CDP, AC1
|| XOR AR2, T1
```

The first instruction performs a multiplication in the D-unit. The second instruction performs a logical operation in the A-unit ALU.

Built-in parallelism can be combined with user-defined parallelism. For example:

```
MPYM T3=*AR3+, AC1, AC2
|| MOV #5, AR1
```

The first instruction includes implied parallelism. The second instruction is paralleled by you.

2-2 Parallelism Features and Rules

#### 2.2 Parallelism Basics

In t	he parallel pair, all of these constraints must be met:
	Total size of both instructions may not exceed 6 bytes.
	No resource conflicts as detailed in section 2.3.
	One instruction must have a parallel enable bit or the pair must qualify for soft-dual parallelism as detailed in section 2.4.
	No memory operand may use an addressing mode that requires a constant that is 16 bits or larger:
	<ul> <li>*abs16(#k16)</li> <li>*(#k23)</li> <li>port(#k16)</li> <li>*ARn(K16)</li> <li>*+ARn(K16)</li> <li>*CDP(K16)</li> <li>*+CDP(K16)</li> </ul>
	The following instructions cannot be in parallel:
	<ul> <li>BCC P24,cond</li> <li>CALLCC P24, cond</li> <li>IDLE</li> <li>INTR k5</li> <li>RESET</li> <li>TRAP k5</li> </ul>
	Neither instruction in the parallel pair can use any of these instruction or operand modifiers:
	<pre>mmap() port() <instruction>.CR <instruction>.LR</instruction></instruction></pre>
	A particular register or memory location can only be written once per pipeline phase. Violations of this rule take many forms. Loading the same register twice is a simple case. Other cases include:
	■ Conflicting address mode modifications (for example, *AR2+ versus

■ Combining a SWAP instruction (modifies all of its registers) with any

other instruction that writes one of the same registers

\*AR2-)

- Modifying the data stack pointer (SP) or system stack pointer (SSP) in combination with:
  - all Push to Top of Stack (PSH) instructions
  - all Pop Top of Stack (POP) instructions
  - all Call Conditionally (CALLCC) and Call Unconditionally (CALL) instructions
  - all Return Conditionally (RETCC), Return Unconditionally (RET), and Return from Interrupt (RETI) instructions
  - TRAP and INTR instructions
- ☐ When both instructions in a parallel pair modify a status bit, the value of that status bit becomes undefined.

#### 2.3 Resource Conflicts

Every instruction uses some set of operators, address generation units, and buses, collectively called resources, while executing. To determine which resources are used by a specific instruction, see Table 4–1. Two instructions in parallel use all the resources of the individual instructions. A resource conflict occurs when two instructions use a combination of resources that is not supported on the C55x device. This section details the resource conflicts.

### 2.3.1 Operators

You may use each of these operators only once:
<ul> <li>□ D Unit ALU</li> <li>□ D Unit Shift</li> <li>□ D Unit Swap</li> <li>□ A Unit Swap</li> <li>□ A Unit ALU</li> <li>□ P Unit</li> </ul>
For an instruction that uses multiple operators, any other instruction that uses one or more of those same operators may not be placed in parallel.

#### 2.3.2 Address Generation Units

You uni	u may use no more than the indicated number of data address generatior ts:
	2 Data Address (DA) Generation Units
	1 Coefficient Address (CA) Generation Unit
	1 Stack Address (SA) Generation Unit

Parallelism Features and Rules

#### 2.3.3 **Buses**

You may use no more than the indicated number of buses:

2 Data Read (DR) Buses
 1 Coefficient Read (CR) Bus
 2 Data Write (DW) Buses
 1 ACB Bus – brings D-unit registers to A-unit and P-unit operators
 1 KAB Bus – Constant Bus
 1 KDB Bus – Constant Bus

### 2.4 Soft-Dual Parallelism

Instructions that reference memory operands do not have parallel enable bits. Two such instructions may still be combined with a type of parallelism called soft-dual parallelism. The constraints of soft-dual parallelism are:

- □ Both memory operands must meet the constraints of the dual AR indirect addressing mode (Xmem and Ymem), as described in section 3.4.2. The operands available for the dual AR indirect addressing mode are:
  - \*ARn
  - \*ARn+
  - \*ARn-
  - \*(ARn + AR0)
  - \*(ARn + T0)
  - \*(ARn AR0)
  - \*(ARn − T0)
  - \*ARn(AR0)
  - \*ARn(T0)
  - \*(ARn + T1)
  - \*(ARn − T1)
- Neither instruction can contain any of the following:
  - Instructions embedding high\_byte(Smem) and low\_byte(Smem):
    - MOV [uns(]high\_byte(Smem)[)], dst
    - MOV [uns(]low\_byte(Smem)[)], dst
    - MOV low\_byte(Smem) << #SHIFTW, ACx
    - MOV high\_byte(Smem) << #SHIFTW, ACx
    - MOV src, high\_byte(Smem)
    - MOV src, low\_byte(Smem)

- These instructions that read and write the same memory location:
  - BCLR src, Smem
  - BNOT src, Smem
  - BSET src, Smem
  - BTSTCLR k4, Smem, TCx
  - BTSTNOT k4, Smem, TCx
  - BTSTSET k4, Smem, TCx
- ☐ With regard to soft-dual parallelism, the AMAR Smem instruction has the same properties as any memory reference instruction.

#### 2.4.1 Soft-Dual Parallelism of MAR Instructions

Although the following modify auxiliary register (MAR) instructions do not reference memory and do not have parallel enable bits, they may be combined together or with any other memory reference instructions (not limited to Xmem/Ymem) to form soft-dual parallelism.

- AADD TAx, TAy
- ☐ AADD k8, TAx
- ☐ AMOV TAx, TAy
- ☐ AMOV k8, TAx
- ☐ ASUB TAx, TAy
- ☐ ASUB k8, TAx

Note that this is not the full list of MAR instructions; instructions AMOV D16, TAX and AMAR Smem are not included.

## 2.5 Execute Conditionally Instructions

The parallelization of the execute conditionally (XCC) instructions does not adhere to the descriptions in this chapter. All of the specific instances of legal XCC parallelism are covered in the XCC descriptions in Chapter 5.

2-6 Parallelism Features and Rules SPRU374G

# 2.6 Other Exceptions

The following are other exceptions not covered elsewhere in this chapter.

- ☐ These instructions, when k4 is a value of 0–8, change the value of the XDP register:
  - BSET k4, ST0\_55
  - BCLR k4, ST0\_55

Therefore, they may not be combined with any of these load-the-DP instructions:

- MOV Smem, DP
- MOV dbl(Lmem), XDP
- POPBOTH XDP
- ☐ An instruction that reads the repeat counter register (RPTC) may not be combined with any single-repeat instruction:
  - RPT
  - RPTADD
  - RPTSUB
  - RPTCC

# Chapter 3

# **Introduction to Addressing Modes**

This chapter provides an introduction to the addressing modes of the TMS320C55 $x^{\text{TM}}$  DSP.

Горі	C	Page
3.1	Introduction to the Addressing Modes	3-2
3.2	Absolute Addressing Modes	3-3
3.3	Direct Addressing Modes	3-4
3.4	Indirect Addressing Modes	3-6
3.5	Circular Addressing	. 3-20

# 3.1 Introduction to the Addressing Modes

The TMS320C55x DSP supports three types of addressing modes that enable flexible access to data memory, to memory-mapped registers, to register bits, and to I/O space:

- ☐ The absolute addressing mode allows you to reference a location by supplying all or part of an address as a constant in an instruction.
- ☐ The direct addressing mode allows you to reference a location using an address offset.
- ☐ The indirect addressing mode allows you to reference a location using a pointer.

Each addressing mode provides one or more types of operands. An instruction that supports an addressing-mode operand has one of the following syntax elements listed in Table 3–1.

Table 3–1. Addressing-Mode Operands

Syntax Element(s)	Description
Baddr	When an instruction contains Baddr, that instruction can access one or two bits in an accumulator (AC0–AC3), an auxiliary register (AR0–AR7), or a temporary register (T0–T3). Only the register bit test/set/clear/complement instructions support Baddr. As you write one of these instructions, replace Baddr with a compatible operand.
Cmem	When an instruction contains Cmem, that instruction can access a single word (16 bits) of data from data memory. As you write the instruction, replace Cmem with a compatible operand.
Lmem	When an instruction contains Lmem, that instruction can access a long word (32 bits) of data from data memory or from a memory-mapped registers. As you write the instruction, replace Lmem with a compatible operand.
Smem	When an instruction contains Smem, that instruction can access a single word (16 bits) of data from data memory, from I/O space, or from a memory-mapped register. As you write the instruction, replace Smem with a compatible operand.
Xmem and Ymem	When an instruction contains Xmem and Ymem, that instruction can perform two simultaneous 16-bit accesses to data memory. As you write the instruction, replace Xmem and Ymem with compatible operands.

## 3.2 Absolute Addressing Modes

Table 3–2 lists the absolute addressing modes available.

Table 3–2. Absolute Addressing Modes

Addressing Mode	Description
k16 absolute	This mode uses the 7-bit register called DPH (high part of the extended data page register) and a 16-bit unsigned constant to form a 23-bit data-space address. This mode is used to access a memory location or a memory-mapped register.
k23 absolute	This mode enables you to specify a full address as a 23-bit unsigned constant. This mode is used to access a memory location or a memory-mapped register.
I/O absolute	This mode enables you to specify an I/O address as a 16-bit unsigned constant. This mode is used to access a location in I/O space.

### 3.2.1 k16 Absolute Addressing Mode

The k16 absolute addressing mode uses the operand \*abs16(#k16), where k16 is a 16-bit unsigned constant. DPH (the high part of the extended data page register) and k16 are concatenated to form a 23-bit data-space address.

An instruction using this addressing mode encodes the constant as a 2-byte extension to the instruction. Because of the extension, an instruction using this mode cannot be executed in parallel with another instruction.

#### 3.2.2 k23 Absolute Addressing Mode

The k23 absolute addressing mode uses the operand \*(#k23), where k23 is a 23-bit unsigned constant. An instruction using this addressing mode encodes the constant as a 3-byte extension to the instruction (the most-significant bit of this 3-byte extension is discarded). Because of the extension, an instruction using this mode cannot be executed in parallel with another instruction.

Instructions using the operand \*(#k23) to access the memory operand Smem cannot be used in a repeatable instruction. See Table 1–4 for a list of these instructions.

#### 3.2.3 I/O Absolute Addressing Mode

The I/O absolute addressing mode uses the port() operand qualifier. Enclose a 16-bit unsigned constant in the parentheses of the port() qualifier, port(#k16); there is no preceding asterisk, \*, in this operand.

An instruction using this addressing mode encodes the constant as a 2-byte extension to the instruction. Because of the extension, an instruction using this mode cannot be executed in parallel with another instruction. The DELAY and MACMZ instructions cannot use this mode.

## 3.3 Direct Addressing Modes

Table 3–3 lists the direct addressing modes available.

Table 3–3. Direct Addressing Modes

Addressing Mode	Description	n		
DP direct	page regis	mode uses the main data page specified by DPH (high part of the extended data register) in conjunction with the data page register (DP). This mode is used to ss a memory location or a memory-mapped register.		
SP direct	pointers) ir	This mode uses the main data page specified by SPH (high part of the extended stack pointers) in conjunction with the data stack pointer (SP). This mode is used to access stack values in data memory.		
Register-bit direct	This mode uses an offset to specify a bit address. This mode is used to access one register bit or two adjacent register bits.			
PDP direct	This mode uses the peripheral data page register (PDP) and an offset to specify an I/O address. This mode is used to access a location in I/O space.			
		The DP direct and SP direct addressing modes are mutually exclusive. The mode selected depends on the CPL bit in status register ST1_55:		
	CPL Addressing Mode Selected			
	0	DP direct addressing mode		
	1	SP direct addressing mode		

The register-bit and PDP direct addressing modes are independent of the CPL bit.

### 3.3.1 DP Direct Addressing Mode

When an instruction uses the DP direct addressing mode, a 23-bit address is formed. The 7 MSBs are taken from DPH that selects one of the 128 main data pages (0 through 127). The 16 LSBs are the sum of two values:

- ☐ The value in the data page register (DP). DP identifies the start address of a 128-word local data page within the main data page. This start address can be any address within the selected main data page.
- ☐ A 7-bit offset (Doffset) calculated by the assembler. The calculation depends on whether you are accessing data memory or a memorymapped register (using the mmap() qualifier).

The concatenation of DPH and DP is called the extended data page register (XDP). You can load DPH and DP individually, or you can use an instruction that loads XDP.

#### 3.3.2 SP Direct Addressing Mode

When an instruction uses the SP direct addressing mode, a 23-bit address is formed. The 7 MSBs are taken from SPH. The 16 LSBs are the sum of the SP value and a 7-bit offset that you specify in the instruction. The offset can be a value from 0 to 127. The concatenation of SPH and SP is called the extended data stack pointer (XSP). You can load SPH and SP individually, or you can use an instruction that loads XSP.

On the first main data page, addresses 00 0000h–00 005Fh are reserved for the memory-mapped registers. If any of your data stack is in main data page 0, make sure it uses only addresses 00 0060h–00 FFFFh on that page.

## 3.3.3 Register-Bit Direct Addressing Mode

In the register-bit direct addressing mode, the offset you supply in the operand, @bitoffset, is an offset from the LSB of the register. For example, if bitoffset is 0, you are addressing the LSB of a register. If bitoffset is 3, you are addressing bit 3 of the register.

Only the register bit test/set/clear/complement instructions support this mode. These instructions enable you to access bits in the following registers only: the accumulators (AC0–AC3), the auxiliary registers (AR0–AR7), and the temporary registers (T0–T3).

#### 3.3.4 PDP Direct Addressing Mode

When an instruction uses the PDP direct addressing mode, a 16-bit I/O address is formed. The 9 MSBs are taken from the 9-bit peripheral data page register (PDP) that selects one of the 512 peripheral data pages (0 through 511). Each page has 128 words (0 to 127). You select a particular word by specifying a 7-bit offset (Poffset) in the instruction. For example, to access the first word on a page, use an offset of 0.

You must use a port() qualifier to indicate that you are accessing an I/O-space location rather than a data-memory location. The port() qualifier must enclose the qualified read or write operand.

# 3.4 Indirect Addressing Modes

Table 3–4 list the indirect addressing modes available. You may use these modes for linear addressing or circular addressing.

Table 3-4. Indirect Addressing Modes

Addressing Mode	Description
AR indirect	This mode uses one of eight auxiliary registers (AR0–AR7) to point to data. The way the CPU uses the auxiliary register to generate an address depends on whether you are accessing data space (memory or memory-mapped registers), individual register bits, or I/O space.
Dual AR indirect	This mode uses the same address-generation process as the AR indirect addressing mode. This mode is used with instructions that access two or more data-memory locations.
CDP indirect	This mode uses the coefficient data pointer (CDP) to point to data. The way the CPU uses CDP to generate an address depends on whether you are accessing data space (memory or memory-mapped registers), individual register bits, or I/O space.
Coefficient indirect	This mode uses the same address-generation process as the CDP indirect addressing mode. This mode is available to support instructions that can access a coefficient in data memory at the same time they access two other data-memory values using the dual AR indirect addressing mode.

### 3.4.1 AR Indirect Addressing Mode

The AR indirect addressing mode uses an auxiliary register ARn (n = 0, 1, 2, 3, 4, 5, 6, or 7) to point to data. The way the CPU uses ARn to generate an address depends on the access type:

For An Access To	ARn Contains
Data space (memory or registers)	The 16 least significant bits (LSBs) of a 23-bit address. The 7 most significant bits (MSBs) are supplied by ARnH, which is the high part of extended auxiliary register XARn. For accesses to data space, use an instruction that loads XARn; ARn can be individually loaded, but ARnH cannot be loaded.
A register bit (or bit pair)	A bit number. Only the register bit test/set/clear/complement instructions support AR indirect accesses to register bits. These instructions enable you to access bits in the following registers only: the accumulators (AC0–AC3), the auxiliary registers (AR0–AR7), and the temporary registers (T0–T3).
I/O space	A 16-bit I/O address.

The AR indirect addressing-mode operand available depends on the ARMS bit of status register ST2\_55:

ARMS	DSP Mode or Control Mode
0	DSP mode. The CPU can use the list of DSP mode operands (Table 3–5), which provide efficient execution of DSP-intensive applications.
1	Control mode. The CPU can use the list of control mode operands (Table 3–6), which enable optimized code size for control system applications.

Table 3–5 (page 3-8) introduces the DSP operands available for the AR indirect addressing mode. Table 3–6 (page 3-12) introduces the control mode operands. When using the tables, keep in mind that:

- □ Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the appropriate 16-bit buffer start address register (BSA01, BSA23, BSA45, or BSA67) is added only if circular addressing is activated for the chosen pointer.
- All additions to and subtractions from the pointers are done modulo 64K. You cannot address data across main data pages without changing the value in the extended auxiliary register (XARn).

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode

Operand	Pointer Modification	Supported Access Types
*ARn	ARn is not modified.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn+	ARn is incremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn + 1 If 32-bit/2-bit operation: ARn = ARn + 2	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn-	ARn is decremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn - 1 If 32-bit/2-bit operation: ARn = ARn - 2	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*+ARn	ARn is incremented before the address is generated: If 16-bit/1-bit operation: ARn = ARn + 1 If 32-bit/2-bit operation: ARn = ARn + 2	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*–ARn	ARn is decremented before the address is generated: If 16-bit/1-bit operation: $ARn = ARn - 1$ If 32-bit/2-bit operation: $ARn = ARn - 2$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + AR0)	The 16-bit signed constant in AR0 is added to ARn after	Data-memory (Smem, Lmem)
	the address is generated: ARn = ARn + AR0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn + T0)	The 16-bit signed constant in T0 is added to ARn after the address is generated:  ARn = ARn + T0	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
*(ARn – AR0)	The 16-bit signed constant in AR0 is subtracted from ARn	Data-memory (Smem, Lmem)
	after the address is generated: ARn = ARn – AR0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
	is usable when .co+cm_on is active at assembly time.	I/O-space (Smem)
*(ARn – T0)	The 16-bit signed constant in T0 is subtracted from ARn	Data-memory (Smem, Lmem)
	after the address is generated: ARn = ARn – T0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
*ARn(AR0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in AR0 is used as an offset from that base pointer.  This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn(T0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in T0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
*ARn(T1)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in T1 is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn + T1)	The 16-bit signed constant in T1 is added to ARn after the address is generated:  ARn = ARn + T1	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn – T1)	The 16-bit signed constant in T1 is subtracted from ARn after the address is generated: $ARn = ARn - T1$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + AR0B)	The 16-bit signed constant in AR0 is added to ARn after	Data-memory (Smem, Lmem)
	the address is generated: ARn = ARn + AR0 (The addition is done with reverse carry propagation)	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	
*(ARn + T0B)	The 16-bit signed constant in T0 is added to ARn after the address is generated:  ARn = ARn + T0 (The addition is done with reverse carry propagation)  This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr) I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn – AR0B)	The 16-bit signed constant in AR0 is subtracted from ARn after the address is generated:  ARn = ARn - AR0  (The subtraction is done with reverse carry propagation)	Data-memory (Smem, Lmem) Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr) I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	
*(ARn – T0B)	The 16-bit signed constant in T0 is subtracted from ARn	Data-memory (Smem, Lmem)
	after the address is generated:  ARn = ARn - T0  (The subtraction is done with reverse carry propagation)	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand	Register bit (Baddr)
	is usable when .c54cm_off is active at assembly time.	I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	
*ARn(#K16)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant (K16) is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)
*+ARn(#K16)	The 16-bit signed constant (K16) is added to ARn before	Data-memory (Smem, Lmem)
	the address is generated: ARn = ARn + K16	Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)

Table 3-6. Control Mode Operands for the AR Indirect Addressing Mode

Operand	Pointer Modification	Supported Access Types
*ARn	ARn is not modified.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn+	ARn is incremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn + 1 If 32-bit/2-bit operation: ARn = ARn + 2	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn-	ARn is decremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn - 1 If 32-bit/2-bit operation: ARn = ARn - 2	Memory-mapped register Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + AR0)	The 16-bit signed constant in AR0 is added to ARn after the address is generated:  ARn = ARn + AR0  This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + T0)	The 16-bit signed constant in T0 is added to ARn after the address is generated:  ARn = ARn + T0	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
*(ARn – AR0)	The 16-bit signed constant in AR0 is subtracted from	Data-memory (Smem, Lmem)
	ARn after the address is generated: ARn = ARn – AR0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)

Table 3–6. Control Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn – T0)	The 16-bit signed constant in T0 is subtracted from ARn after the address is generated: $ARn = ARn - T0$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at	Register bit (Baddr)
	assembly time.	I/O-space (Smem)
*ARn(AR0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in AR0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at	Register bit (Baddr)
	assembly time.	I/O-space (Smem)
*ARn(T0)	ARn is not modified. ARn is used as a base pointer. The	Data-memory (Smem, Lmem)
	16-bit signed constant in T0 is used as an offset from that base pointer.	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at	Register bit (Baddr)
	assembly time.	I/O-space (Smem)
*ARn(#K16)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant (K16) is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)
*+ARn(#K16)	The 16-bit signed constant (K16) is added to ARn before the address is generated: ARn = ARn + K16  Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
*ARn(short(#k3))	ARn is not modified. ARn is used as a base pointer. The 3-bit unsigned constant (k3) is used as an offset from that base pointer. k3 is in the range 1 to 7.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)

### 3.4.2 Dual AR Indirect Addressing Mode

The dual AR indirect addressing mode enables you to make two data-memory accesses through the eight auxiliary registers, AR0–AR7. As with single AR indirect accesses to data space, the CPU uses an extended auxiliary register to create each 23-bit address. You can use linear addressing or circular addressing for each of the two accesses.

You may use the dual AR indirect addressing mode for:

Executing an instruction that makes two 16-bit data-memory accesses. In this case, the two data-memory operands are designated in the instruction syntax as Xmem and Ymem. For example:
ADD Xmem, Ymem, ACx
Executing two instructions in parallel. In this case, both instructions must each access a single memory value, designated in the instruction syntaxes as Smem or I mem. For example:

```
MOV Smem, dst
|| AND Smem, src, dst
```

The operand of the first instruction is treated as an Xmem operand, and the operand of the second instruction is treated as a Ymem operand.

The available dual AR indirect operands are a subset of the AR indirect operands. The ARMS status bit does not affect the set of dual AR indirect operands available.

#### Note:

The assembler rejects code in which dual operands use the same auxiliary register with two different auxiliary register modifications. You can use the same ARn for both operands, if one of the operands is \*ARn or \*ARn(T0); neither modifies ARn.

Table 3–7 (page 3-15) introduces the operands available for the dual AR indirect addressing mode. Note that:

Both pointer modification and address generation are linear or circular
according to the pointer configuration in status register ST2_55. The
content of the appropriate 16-bit buffer start address register (BSA01,
BSA23, BSA45, or BSA67) is added only if circular addressing is activated
for the chosen pointer.

☐ All additions to and subtractions from the pointers are done modulo 64K. You cannot address data across main data pages without changing the value in the extended auxiliary register (XARn).

Table 3–7. Dual AR Indirect Operands

Operand	Pointer Modification	Supported Access Types
*ARn	ARn is not modified.	Data-memory (Smem, Lmem, Xmem, Ymem)
*ARn+	ARn is incremented after the address is generated: If 16-bit operation: ARn = ARn + 1 If 32-bit operation: ARn = ARn + 2	Data-memory (Smem, Lmem, Xmem, Ymem)
*ARn–	ARn is decremented after the address is generated: If 16-bit operation: $ARn = ARn - 1$ If 32-bit operation: $ARn = ARn - 2$	Data-memory (Smem, Lmem, Xmem, Ymem)
*(ARn + AR0)	The 16-bit signed constant in AR0 is added to ARn after the address is generated: ARn = ARn + AR0	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*(ARn + T0)	The 16-bit signed constant in T0 is added to ARn after the address is generated:  ARn = ARn + T0	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	
*(ARn – AR0)	The 16-bit signed constant in AR0 is subtracted from ARn after the address is generated: ARn = ARn – AR0	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*(ARn – T0)	The 16-bit signed constant in T0 is subtracted from ARn after the address is generated: $ARn = ARn - T0$	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	
*ARn(AR0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in AR0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	

Table 3–7. Dual AR Indirect Operands (Continued)

Operand	Pointer Modification	Supported Access Types
*ARn(T0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in T0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	
*(ARn + T1)	The 16-bit signed constant in T1 is added to ARn after the address is generated:  ARn = ARn + T1	Data-memory (Smem, Lmem, Xmem, Ymem)
*(ARn – T1)	The 16-bit signed constant in T1 is subtracted from ARn after the address is generated: $ARn = ARn - T1$	Data-memory (Smem, Lmem, Xmem, Ymem)

# 3.4.3 CDP Indirect Addressing Mode

The CDP indirect addressing mode uses the coefficient data pointer (CDP) to point to data. The way the CPU uses CDP to generate an address depends on the access type:

For An Access To	CDP Contains
Data space (memory or registers)	The 16 least significant bits (LSBs) of a 23-bit address. The 7 most significant bits (MSBs) are supplied by CDPH, the high part of the extended coefficient data pointer (XCDP).
A register bit (or bit pair)	A bit number. Only the register bit test/set/clear/complement instructions support CDP indirect accesses to register bits. These instructions enable you to access bits in the following registers only: the accumulators (AC0–AC3), the auxiliary registers (AR0–AR7), and the temporary registers (T0–T3).
I/O space	A 16-bit I/O address.

Table 3–8 (page 3-17) introduces the operands available for the CDP indirect addressing mode. Note that:

□ Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the 16-bit buffer start address register BSAC is added only if circular addressing is activated for CDP.

All additions to and subtractions from CDP are done modulo 64K. You cannot address data across main data pages without changing the value of CDPH (the high part of the extended coefficient data pointer).

Table 3–8. CDP Indirect Operands

Operand	Pointer Modification	Supported Access Types
*CDP	CDP is not modified.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
		I/O-space (Smem)
*CDP+	CDP is incremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: CDP = CDP + 1 If 32-bit/2-bit operation: CDP = CDP + 2	Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
		I/O-space (Smem)
*CDP-	CDP is decremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: CDP = CDP - 1 If 32-bit/2-bit operation: CDP = CDP - 2	Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
		I/O-space (Smem)
*CDP(#K16)	CDP is not modified. CDP is used as a base pointer. The 16-bit signed constant (K16) is used as an offset from that base pointer.  Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction.  Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
*+CDP(#K16)	The 16-bit signed constant (K16) is added to CDP before	Data-memory (Smem, Lmem)
	the address is generated: CDP = CDP + K16	Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register-bit (Baddr)

## 3.4.4 Coefficient Indirect Addressing Mode

The coefficient indirect addressing mode uses the same address-generation process as the CDP indirect addressing mode for data-space accesses. The coefficient indirect addressing mode is supported by select memory-to-memory move and memory initialization instructions and by the following arithmetical instructions:

Dual multiply (accumulate/subtract)
Finite impulse response filter
Multiply
Multiply and accumulate
Multiply and subtract

Instructions using the coefficient indirect addressing mode to access data are mainly instructions performing operations with three memory operands per cycle. Two of these operands (Xmem and Ymem) are accessed with the dual AR indirect addressing mode. The third operand (Cmem) is accessed with the coefficient indirect addressing mode. The Cmem operand is carried on the BB bus.

Keep the following facts about the BB bus in mind as you use the coefficient indirect addressing mode:

The BB bus is not connected to external memory. If a Cmem operand is
accessed through the BB bus, the operand must be in internal memory.

Although the following instructions access Cmem operands, they do not
use the BB bus to fetch the 16-bit or 32-bit Cmem operand.

Instruction Syntax	Description of Cmem Access	Bus Used to Access Cmem
MOV Cmem, Smem	16-bit read from Cmem	DB
MOV Smem, Cmem	16-bit write to Cmem	EB
MOV Cmem, dbl(Lmem)	32-bit read from Cmem	CB for most significant word (MSW) DB for least significant word (LSW)
MOV dbl(Lmem), Cmem	32-bit write to Cmem	FB for MSW EB for LSW

Consider the following instruction syntax. In one cycle, two multiplications can be performed in parallel. One memory operand (Cmem) is common to both multiplications, while dual AR indirect operands (Xmem and Ymem) are used for the other values in the multiplication.

```
MPY Xmem, Cmem, ACx
:: MPY Ymem, Cmem, ACy
```

To access three memory values (as in the above example) in a single cycle, the value referenced by Cmem must be located in a memory bank different from the one containing the Xmem and Ymem values.

Table 3–9 introduces the operands available for the coefficient indirect addressing mode. Note that:

- □ Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the 16-bit buffer start address register BSAC is added only if circular addressing is activated for CDP.
- □ All additions to and subtractions from CDP are done modulo 64K. You cannot address data across main data pages without changing the value of CDPH (the high part of the extended coefficient data pointer).

Table 3–9. Coefficient Indirect Operands

Operand	Pointer Modification	Supported Access Type
*CDP	CDP is not modified.1	Data-memory
*CDP+	CDP is incremented after the address is generated:  If 16-bit operation: CDP = CDP + 1  If 32-bit operation: CDP = CDP + 2	Data-memory
*CDP-	CDP is decremented after the address is generated:  If 16-bit operation: CDP = CDP - 1  If 32-bit operation: CDP = CDP - 2	Data-memory
*(CDP + AR0)	The 16-bit signed constant in AR0 is added to CDP after the address is generated: CDP = CDP + AR0	Data-memory
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*(CDP + T0)	The 16-bit signed constant in T0 is added to CDP after the address is generated: CDP = CDP + T0	Data-memory
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	

# 3.5 Circular Addressing

Circular addressing can be used with any of the indirect addressing modes. Each of the eight auxiliary registers (AR0–AR7) and the coefficient data pointer (CDP) can be independently configured to be linearly or circularly modified as they act as pointers to data or to register bits, see Table 3–10. This configuration is done with a bit (ARnLC) in status register ST2\_55. To choose circular modification, set the bit.

Table 3–10. Circular Addressing Pointers

Pointer	Linear/Circular Con- figuration Bit	Supplier of Main Data Page	Buffer Start Address Register	Buffer Size Register
AR0	ST2_55(0) = AR0LC	AR0H	BSA01	BK03
AR1	ST2_55(1) = AR1LC	AR1H	BSA01	BK03
AR2	ST2_55(2) = AR2LC	AR2H	BSA23	BK03
AR3	ST2_55(3) = AR3LC	AR3H	BSA23	BK03
AR4	ST2_55(4) = AR4LC	AR4H	BSA45	BK47
AR5	ST2_55(5) = AR5LC	AR5H	BSA45	BK47
AR6	ST2_55(6) = AR6LC	AR6H	BSA67	BK47
AR7	ST2_55(7) = AR7LC	AR7H	BSA67	BK47
CDP	ST2_55(8) = CDPLC	CDPH	BSAC	BKC

Each auxiliary register ARn has its own linear/circular configuration bit in ST2\_55:

ARnLC	ARn Is Used For
0	Linear addressing
1	Circular addressing

The CDPLC bit in status register ST2\_55 configures the DSP to use CDP for linear addressing or circular addressing:

CDPLC	CDP Is Used For
0	Linear addressing
1	Circular addressing

You can use the circular addressing instruction qualifier, .CR, if you want every pointer used by the instruction to be modified circularly, just add .CR to the end of the instruction mnemonic (for example, ADD.CR). The circular addressing instruction qualifier overrides the linear/circular configuration in ST2\_55.

# **Instruction Set Summary**

This chapter provides a summary of the TMS320C55x<sup>™</sup> DSP mnemonic instruction set (Table 4–1). With each instruction, you will find the availability of a parallel enable bit, word count (size), cycle time, what pipeline phase the instruction executes, in what operator unit the instruction executes, how many of each address generation unit is used, and how many of each bus is used.

Table 4–1 does not list all of the resources that may be used by an instruction, it only lists those that may result in a resource conflict, and thus prevent two instructions from being in parallel. If an instruction lists nothing in a particular column, it means that particular resource will never be in conflict for that instruction.

The column heads of Table 4-1 are:

- ☐ Instruction: In cases where the resource usage of an instruction varies with the kinds of registers, you see the notation <name>-AU for A-unit registers and <name>-DU for D-unit registers. So, dst-AU is a destination that is an A-unit register and src-DU is a source that is a D-unit register. In the few cases where that notation is insufficient, you see the cases listed in the Notes column.
- ☐ E: Whether that instruction has a parallel enable bit
- S: The size of the instruction in bytes
- C: Number of cycles required for the instruction
- ☐ Pipe: The pipeline phase in which the instruction executes:

Name	Phase
AD	Address
D	Decode
R	Read
Χ	Execute

Operator: Which operator(s) are used by this instruction. When an instruction uses multiple operators, any other instruction that uses one or more of those same operators may not be placed in parallel.

☐ Address Generation Unit: How many of each address generation unit is used. The address generation units are:

Name	Unit
DA	Data Address Generation Unit
CA	Coefficient Address Generation Unit
SA	Stack Address Generation Unit

Buses: How many of each bus is used. The buses are:

Name	Bus
DR	Data Read
CR	Coefficient Read
DW	Data Write
ACB	Brings D-unit registers to A-unit and P-unit operators
KAB	Constants
KDB	Constants

4-2 Instruction Set Summary SPRU374G

Table 4–1. Mnemonic Instruction Set Summary

								Addres eration					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
AA	DD: Modify Auxiliary or Temporary Register Conte	nt k	у А	ddit	ion (p	age 5-2)										
[1]	AADD TAx, TAy	N	3	1	AD		1									
[2]	AADD P8, TAx	N	3	1	AD		1							1		
AA	DD: Modify Data Stack Pointer (SP) (page 5-6)															
	AADD K8, SP	Υ	2	1	AD							•		1		
AB	DST: Absolute Distance (page 5-7)															
	ABDST Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_ALU	2			2						
AB	S: Absolute Value (page 5-9)									ı						
	ABS [src-AU,] dst-AU	Υ	2	1	х	AU_ALU										
	ABS [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1			
	ABS [src,] dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.
AD	D: Addition (page 5-12)	•														Ī
[1]	ADD [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU										
	ADD [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU						•	1			
	ADD [src,] dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.
[2]	ADD k4, dst-AU	Υ	2	1	Х	AU_ALU									1	
	ADD k4, dst-DU	Υ	2	1	Х	DU_ALU									1	
[3]	ADD K16, [src-AU,] dst-AU	N	4	1	Х	AU_ALU									1	
	ADD K16, [src-DU,] dst-AU	N	4	1	Х	AU_ALU							1		1	
	ADD K16, [src,] dst-DU	N	4	1	Х	DU_ALU									1	See Note 1.
[4]	ADD Smem, [src-AU,] dst-AU	N	3	1	Х	AU_ALU	1			1						
	ADD Smem, [src-DU,] dst-AU	N	3	1	Х	AU_ALU	1			1			1			
	ADD Smem, [src,] dst-DU	N	3	1	Х	DU_ALU	1			1						See Note 1.
[5]	ADD ACx << Tx, ACy	Υ	2	1	Х	DU_ALU + DU_SHIFT			٠							

								Addres eration								
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[6]	ADD ACx << #SHIFTW, ACy	Υ	3	1	Х	DU_ALU + DU_SHIFT								-		
[7]	ADD K16 << #16, [ACx,] ACy	N	4	1	Х	DU_ALU								•	1	
[8]	ADD K16 << #SHFT, [ACx.] ACy	N	4	1	Х	DU_ALU + DU_SHIFT									1	
[9]	ADD Smem << Tx, [ACx,] ACy	N	3	1	Х	DU_ALU + DU_SHIFT	1			1	•					
[10]	ADD Smem << #16, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[11]	ADD [uns(]Smem[)], CARRY, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[12]	ADD [uns(]Smem[)], [ACx,] ACy	N	3	1	Х	DU_ALU	1			1	•					
[13]	ADD [uns(]Smem[)] << #SHIFTW, [ACx.] ACy	N	4	1	Х	DU_ALU + DU_SHIFT	1			1	•	٠				
[14]	ADD dbl(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2						
[15]	ADD Xmem, Ymem, ACx	N	3	1	Х	DU_ALU	2			2						
[16]	ADD K16, Smem	N	4	1	Х	DU_ALU	1			1		1			1	
AD	DV: Addition with Absolute Value (page 5-52)															
	ADD[R]V [ACx.] ACy	Υ	2	1	Х	DU_ALU			•		-			•	-	
AD	D: Dual 16-Bit Additions (page 5-33)															
[1]	ADD dual(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2						
[2]	ADD dual(Lmem), Tx, ACx	N	3	1	Х	DU_ALU	1			2				•		
AD	D::MOV: Addition with Parallel Store Accumulator	Co	nter	nt to	Mem	ory (page	5-38	3)								
	ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2			2		2				
AD	DSUB: Dual 16-Bit Addition and Subtraction (page	5-4	0)													
[1]	ADDSUB Tx, Smem, ACx	N	3	1	Х	DU_ALU	1			1						
[2]	ADDSUB Tx, dual(Lmem), ACx	N	3	1	Х	DU_ALU	1			2						

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratior					Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
ΑD	DSUBCC: Addition or Subtraction Conditionally (page 1)	age	5-4	15)												
[1]	ADDSUBCC Smem, ACx, TC1, ACy	N	3	1	X	DU_ALU	1			1					•	
[2]	ADDSUBCC Smem, ACx, TC2, ACy	N	3	1	X	DU_ALU	1			1						
ΑD	DSUBCC: Addition, Subtraction, or Move Accumul	ato	r C	onte	nt Co	nditionall	<b>y</b> (pa	age 5	5-47)							
	ADDSUBCC Smem, ACx, TC1, TC2, ACy	N	3	1	X	DU_ALU	1			1					•	
ΑD	DSUB2CC: Addition or Subtraction Conditionally v	vith	Sh	ift (p	oage 5	5-49)				-						•
	ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy	N	3	1	Х	DU_ALU + DU_SHIFT	1			1				٠	٠	
ΑM	AR: Modify Auxiliary Register Content (page 5-54)															
	AMAR Smem	N	2	1	AD		1			1					•	
ΑM	AR: Modify Extended Auxiliary Register Content (p	ag	e 5-	56)												
	AMAR Smem, XAdst	N	3	1	AD		1			1						
ΑM	AR: Parallel Modify Auxiliary Register Contents (pa	age	5-5	57)			•			•						•
	AMAR Xmem, Ymem, Cmem	N	4	1	Х		2	1		2	1					
ΑM	AR::MAC: Modify Auxiliary Register Content with I	ar	alle	l Mu	ltiply	and Accu	mul	ate (	page	5-5	3)					
[1]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	N	4	1	Х	DU_ALU	2	1		2	1					
[2]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	N	4	1	Х	DU_ALU	2	1		2	1					
ΑM	AR::MAS: Modify Auxiliary Register Content with I	ar	alle	l Mu	ltiply	and Subti	ract	(pag	e 5-6	3)						
	AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	N	4	1	Х	DU_ALU	2	1		2	1			٠	٠	
ΑM	AR::MPY: Modify Auxiliary Register Content with F	ara	alle	Mu	ltiply	(page 5-65	5)									
	AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	N	4	1	Х	DU_ALU	2	1		2	1					

4-6

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratior								
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
ΑM	OV: Load Extended Auxiliary Register with Immedi	ate	· Va	lue	(page	5-67)										
	AMOV k23, XAdst	N	6	1	AD		1			1						
ΑM	OV: Modify Auxiliary or Temporary Register Conte	nt (	pag	e 5-	68)		•			•						•
[1]	AMOV TAx, TAy	Ν	3	1	AD		1									
[2]	AMOV P8, TAx	N	3	1	AD		1							1		
[3]	AMOV D16, TAx	N	4	1	AD		1							1		
ΑN	D: Bitwise AND (page 5-72)						•									•
[1]	AND src-AU, dst-AU	Υ	2	1	X	AU_ALU										
	AND src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1			
	AND src, dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.
[2]	AND k8, src-AU, dst-AU	Υ	3	1	Х	AU_ALU									1	
	AND k8, src-DU, dst-AU	Υ	3	1	Х	AU_ALU							1		1	
	AND k8, src, dst-DU	Υ	3	1	Х	DU_ALU									1	See Note 1.
[3]	AND k16, src-AU, dst-AU	N	4	1	Х	AU_ALU									1	
	AND k16, src-DU, dst-AU	N	4	1	Х	AU_ALU							1		1	
	AND k16, src, dst-DU	N	4	1	Х	DU_ALU									1	See Note 1.
[4]	AND Smem, src-AU, dst-AU	N	3	1	X	AU_ALU	1			1						
	AND Smem, src-DU, dst-AU	N	3	1	Х	AU_ALU	1			1			1			
	AND Smem, src, dst-DU	Ν	3	1	Х	DU_ALU	1			1						See Note 1.
[5]	AND ACx << #SHIFTW[, ACy]	Υ	3	1	Х	DU_ALU + DU_SHIFT										
[6]	AND k16 << #16, [ACx.] ACy	N	4	1	Х	DU_ALU									1	
[7]	AND k16 << #SHFT, [ACx.] ACy	N	4	1	Х	DU_ALU + DU_SHIFT							٠		1	
[8]	AND k16, Smem	N	4	1	Х	AU_ALU	1			1		1			1	

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration								
No. Instruction		E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
ASUB: Modify Auxiliary of	or Temporary Register Conter	ıt b	y S	Subtr	actio	<b>n</b> (page 5-	81)									
[1] ASUB TAx, TAy		N	3	1	AD		1									
[2] ASUB P8, TAx		N	3	1	AD		1							1		
B: Branch Unconditional	<b>ly</b> (page 5-85)															
[1] B ACx		N	2	10	Х	P_UNIT							1			
[2] B L7		Υ	2	6†	AD	P_UNIT								•		
[3] B L16		Υ	3	6†	AD	P_UNIT										
[4] B P24		N	4	5	D	P_UNIT										
These instructions execute in 3 cycles	if the addressed instruction is in the instruction	buf	fer ur	nit.												
BAND: Bitwise AND Mem	ory with Immediate Value and	d C	om	pare	to Ze	ero (page	5-89	)								
[1] BAND Smem, k16, TC1		N	4	1	Х	AU_ALU AU_ALU	1			1					1	
[2] BAND Smem, k16, TC2		N	4	1	Х	AU_ALU	1			1				•	1	
BCC: Branch Conditional	<b>Ily</b> (page 5-90)															
[1] BCC I4, cond		N	2	6/5†	R	P_UNIT										
[2] BCC L8, cond		Υ	3	6/5†	R	P_UNIT										
[3] BCC L16, cond		N	4	6/5†	R	P_UNIT										
[4] BCC P24, cond		N	5	5/5†	R	P_UNIT								•	•	
t x/y cycles: x cycles = condition true, y	cycles = condition false									-						
BCC: Branch on Auxiliary	y Register Not Zero (page 5-9-	4)														
BCC L16, ARn_mod ! = #0		N	4	6/5†	AD	P_UNIT	1									
† x/y cycles: x cycles = condition true, y	cycles = condition false	•								•						1

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

<sup>2)</sup> dst-DU, src-AU or dst-AU, src-DU

Address

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratio					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
BF	XPA: Expand Accumulator Bit Field (page 5-106)															
	BFXPA k16, ACx, dst-AU	N	4	1	Х	DU_ALU + DU_SHIFT + AU_ALU	•	٠	ė		•	ė	1		1	
	BFXPA k16, ACx, dst-DU	N	4	1	Х	DU_ALU + DU_SHIFT							•	•	1	
BF	XTR: Extract Accumulator Bit Field (page 5-107)															
	BFXTR k16, ACx, dst-AU	N	4	1	Х	DU_ALU + DU_SHIFT + AU_ALU							1		1	
	BFXTR k16, ACx, dst-DU	N	4	1	Х	DU_ALU + DU_SHIFT									1	
BN	OT: Complement Accumulator, Auxiliary, or Tempo	rar	y R	egis	ter Bi	<b>t</b> (page 5-	108)									
	BNOT Baddr, src-AU	N	3	1	Х	AU_ALU	1									
	BNOT Baddr, src-DU	N	3	1	Х	DU_ALU	1						•			
BN	OT: Complement Memory Bit (page 5-109)															
	BNOT src, Smem	N	3	1	Х	AU_ALU	1			1		1				
BS	ET: Set Accumulator, Auxiliary, or Temporary Regis	ste	r Bit	t (pa	ge 5-1	10)	•			•						•
	BSET Baddr, src-AU	N	3	1	Х	AU_ALU	1									
	BSET Baddr, src-DU	N	3	1	Х	DU_ALU	1									
BS	ET: Set Memory Bit (page 5-111)						•			•						•
	BSET src, Smem	N	3	1	Х	AU_ALU	1			1		1				

- Notes: 1) dst-DU, src-AU or dst-DU, src-DU
  - 2) dst-DU, src-AU or dst-AU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

rable 4–1. Whemonic instruction Set Summary	′ (	00	T TCTT T	ucu)											
							ddres eration					Buses			
No. Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
BSET: Set Status Register Bit (page 5-112)															
[1] BSET k4, ST0_55	Υ	2	1	Х	AU_ALU									1	
[2] BSET k4, ST1_55	Υ	2	1	Х	AU_ALU									1	
[3] BSET k4, ST2_55	Υ	2	1	Х	AU_ALU									1	
[4] BSET k4, ST3_55	Υ	2	1†	Х	AU_ALU									1	
[5] BSET f-name	Υ	2	1†	Х	AU_ALU									1	
When this instruction is decoded to modify status bit CAFRZ (15), CAEN (14), or CA	CLR	(13),	the CF	PU pipelii	ne is flushed an	d the in	structi	on is e	kecute	d in 5 c	ycles re	egardless	of the in	struction	context.
BTST: Test Accumulator, Auxiliary, or Temporary Regi	iste	r B	it (pa	age 5-	115)										
[1] BTST Baddr, src-AU, TC1	N	3	1	Х	AU_ALU	1									
BTST Baddr, src-DU, TC1	N	3	1	Х	DU_ALU	1									
[2] BTST Baddr, src-AU, TC2	N	3	1	Х	AU_ALU	1									
BTST Baddr, src-DU, TC2	N	3	1	Х	DU_ALU	1									
BTST: Test Memory Bit (page 5-117)	•					•			•						
[1] BTST src, Smem, TCx	N	3	1	Х	AU_ALU	1			1						
[2] BTST k4, Smem, TCx	N	3	1	Х	AU_ALU	1			1					1	
BTSTCLR: Test and Clear Memory Bit (page 5-120)															ı
[1] BTSTCLR k4, Smem, TC1	N	3	1	х	AU_ALU	1			1		1			1	
[2] BTSTCLR k4, Smem, TC2	N	3	1	х	AU_ALU	1			1		1			1	
BTSTNOT: Test and Complement Memory Bit (page 5-	ւ 121	)				ı			ı						I
[1] BTSTNOT k4, Smem, TC1			1	Х	AU_ALU	1			1		1			1	

# BTSTP: Test Accumulator, Auxiliary, or Temporary Register Bit Pair (page 5-122)

BTSTP Baddr, src-AU	3	1	X	AU_ALU	1					1
BTSTP Baddr, src-DU	3	1	Х	DU_ALU	1	•				ı

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

BTSTNOT k4, Smem, TC2

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			Buses					
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
BT	STSET: Test and Set Memory Bit (page 5-124)															
[1]	BTSTSET k4, Smem, TC1	N	3	1	Х	AU_ALU AU_ALU	1			1		1			1	
[2]	BTSTSET k4, Smem, TC2	N	3	1	Х	AU_ALU	1			1		1			1	
CA	LL: Call Unconditionally (page 5-125)	•					•			•						
[1]	CALL ACx	N	2	10	Х	P_UNIT	1		1			2	1			
[2]	CALL L16	Υ	3	6	AD	P_UNIT	1		1			2				
[3]	CALL P24	N	4	5	D	P_UNIT	1		1			2		•		
CA	LLCC: Call Conditionally (page 5-129)	•					•			•						
[1]	CALLCC L16, cond	N	4	6/5†	R	P_UNIT P_UNIT	1		1			2				
[2]	CALLCC P24, cond	N	5	5/5†	R	P_UNIT	1		1			2				
† <sub>x/y</sub>	cycles: x cycles = condition true, y cycles = condition false	•					•			•					•	
CM	P: Compare Memory with Immediate Value (page 5	-13	5)													
[1]	CMP Smem == K16, TC1	N	4	1	Х	AU_ALU	1			1					1	
[2]	CMP Smem == K16, TC2	N	4	1	Х	AU_ALU AU_ALU	1			1					1	
СМ	P: Compare Accumulator, Auxiliary, or Temporary	Re	gist	er C	onten	t (page 5-	137)								•	•
[1]	CMP[U] src-AU RELOP dst-AU, TC1	Υ	3	1	Х	AU_ALU								•		
	CMP[U] src RELOP dst, TC1	Υ	3	1	Х	AU_ALU							1	•		See Note 2.
	CMP[U] src-DU RELOP dst-DU, TC1	Υ	3	1	Х	DU_ALU										
[2]	CMP[U] src-AU RELOP dst-AU, TC2	Υ	3	1	Х	AU_ALU										
	CMP[U] src RELOP dst, TC2	Υ	3	1	Х	AU_ALU							1			See Note 2.
	CMP[U] src-DU RELOP dst-DU, TC2	Υ	3	1	Х	DU_ALU										

- Notes: 1) dst-DU, src-AU or dst-DU, src-DU
  - 2) dst-DU, src-AU or dst-AU, src-DU

								Address Generation Unit			Buses								
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes			
CM	PAND: Compare Accumulator, Auxiliary, or Tempo	rar	y Ro	egis	ter Co	ntent wit	h AN	<b>ID</b> (p	age	5-13	9)								
[1]	CMPAND[U] src-AU RELOP dst-AU, TCy, TCx	Υ	3	1	Х	AU_ALU													
	CMPAND[U] src RELOP dst, TCy, TCx	Υ	3	1	Х	AU_ALU							1			See Note 2			
	CMPAND[U] src-DU RELOP dst-DU, TCy, TCx	Υ	3	1	Х	DU_ALU													
[2]	CMPAND[U] src-AU RELOP dst-AU, !TCy, TCx	Υ	3	1	Х	AU_ALU													
	CMPAND[U] src RELOP dst, !TCy, TCx	Υ	3	1	Х	AU_ALU							1			See Note 2			
	CMPAND[U] src-DU RELOP dst-DU, !TCy, TCx	Υ	3	1	Х	DU_ALU		•			•								
СМ	POR: Compare Accumulator, Auxiliary, or Tempor	ary	Re	giste	er Cor	ntent with	OR	(pag	e 5-1	144)									
[1]	CMPOR[U] src-AU RELOP dst-AU, TCy, TCx	Υ	3	1	Х	AU_ALU													
	CMPOR[U] src RELOP dst, TCy, TCx	Υ	3	1	Х	AU_ALU							1			See Note 2			
	CMPOR[U] src-DU RELOP dst-DU, TCy, TCx	Υ	3	1	Х	DU_ALU													
[2]	CMPOR[U] src-AU RELOP dst-AU, !TCy, TCx	Υ	3	1	Х	AU_ALU													
	CMPOR[U] src RELOP dst, !TCy, TCx	Υ	3	1	Х	AU_ALU							1			See Note 2			
	CMPOR[U] src-DU RELOP dst-DU, !TCy, TCx	Υ	3	1	Х	DU_ALU													
.CF	R: Circular Addressing Qualifier (page 5-149)																		
	<instruction>.CR</instruction>	N	1	1	AD														
DE	LAY: Memory Delay (page 5-150)	i								·									
	DELAY Smem	N	2	1	Х		2	1		1	1	1							
EX	P: Compute Exponent of Accumulator Content (pa	ae !	5-15	51)			I			l						ı			
	EXP ACx, Tx	ĭ		1	Х	DU_ALU + DU_SHIFT + AU_ALU							1						
FIR	SADD: Finite Impulse Response Filter, Symmetric	์ al (เ	oag	e 5-1	152)		ı			Ī						Ī			
	FIRSADD Xmem, Ymem, Cmem, ACx, ACy	lΝ	4	1	x	DU ALU	2	1		2	1					I			

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratior								
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
FIR	SSUB: Finite Impulse Response Filter, Antisymme	tric	al (	pag	e 5-15	4)										
	FIRSSUB Xmem, Ymem, Cmem, ACx, ACy	N	4	1	Х	DU_ALU	2	1		2	1					
IDL	<b>E</b> (page 5-156)	1.													•	
	IDLE	N	4	?	D	P_UNIT										
INT	R: Software Interrupt (page 5-157)															
	INTR k5	N	2	3	D	P_UNIT	1		1			2				
LM	S: Least Mean Square (page 5-159)	1													!	
	LMS Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_ALU	2			2						
.LR	: Linear Addressing Qualifier (page 5-161)	ı					ı			ı						
	<pre><instruction>.LR</instruction></pre>	N	1	1	AD					۱.					.	
MA	C: Multiply and Accumulate (page 5-162)	ı					1			ı					Į	
[1]	MAC[R] ACx, Tx, ACy[, ACy]	Υ	2	1	Х	DU_ALU	١.			۱.						
[2]	MAC[R] ACy, Tx, ACx, ACy	Υ	2	1	Х	DU_ALU										
[3]	MACK[R] Tx, K8, [ACx,] ACy	Υ	3	1	Х	DU_ALU									1	
[4]	MACK[R] Tx, K16, [ACx,] ACy	N	4	1	Х	DU_ALU									1	
[5]	MACM[R] [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_ALU	1	1		1	1					
[6]	MACM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[7]	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[8]	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	N	4	1	Х	DU_ALU	1			1					1	
[9]	MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	N	4	1	Х	DU_ALU	2			2						
[10]	$MACM[R][40] \ [T3 = ][uns(]Xmem[)], \ [uns(]Ymem[)], \ ACx >> \#16[, \ ACy]$	N	4	1	Х	DU_ALU	2			2						
MA	CMZ: Multiply and Accumulate with Parallel Delay	(pa	ge :	5-17	77)											
	MACM[R]Z [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_ALU	2	1		1	1	1				

								Addres eration					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Note
MΑ	C::MAC: Parallel Multiply and Accumulates (page 8	5-17	79)													
[1]	MAC[R][40] [uns( Xmem )], [uns( Cmem )], ACx :: MAC[R][40] [uns( Ymem )], [uns( Cmem )], ACy	N	4	1	Х	DU_ALU	2	1		2	1		٠		•	
[2]	MAC[R][40] [uns( Xmem[)], [uns( Cmem[)], ACx >> #16 :: MAC[R][40] [uns( Ymem[)], [uns( Cmem[)], ACy	N	4	1	Х	DU_ALU	2	1		2	1					
[3]	MAC[R][40] [uns( Xmem[)], [uns( Cmem[)], ACx >> #16 :: MAC[R][40] [uns( Ymem[)], [uns( Cmem[)], ACy >> #16	N	4	1	Х	DU_ALU	2	1		2	1					
MΑ	C::MPY: Multiply and Accumulate with Parallel Mu	ltip	ly (p	oage	e 5-18	6)	•			•						•
	MAC[R][40] [uns( Xmem )], [uns( Cmem )], ACx :: MPY[R][40] [uns( Ymem )], [uns( Cmem )], ACy	N	4	1	Х	DU_ALU	2	1		2	1		٠		•	
MΑ	CM::MOV: Multiply and Accumulate with Parallel L	oad	A k	ccui	nulato	or from Me	emor	<b>y</b> (p	age :	5-18	9)					
	MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	N	4	1	Х	DU_ALU	2			2			٠			
MΑ	CM::MOV: Multiply and Accumulate with Parallel S	tor	e A	ccu	mulate	or Conten	t to I	Mem	ory	(pag	e 5-1	191)				
	MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2			2		2				
MΑ	NT::NEXP: Compute Mantissa and Exponent of Ac	cur	nul	ator	Cont	ent (page	5-19	3)								
	MANT ACx, ACy :: NEXP ACx, Tx	Y	3	1	Х	DU_ALU + DU_SHIFT + AU_ALU		٠	٠				1			
MΑ	S: Multiply and Subtract (page 5-195)	•					•			•						
[1]	MAS[R] Tx, [ACx,] ACy	Υ	2	1	Х	DU_ALU										
[2]	MASM[R] [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_ALU	1	1		1	1					
[3]	MASM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[4]	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[5]	MASM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	Ν	4	1	Х	DU_ALU	2			2						

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres					Buses			
No.	Instruction	E	s	С	Pipe	Operator		CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
MA	S::MAC: Multiply and Subtract with Parallel Multipl	уа	nd	Αc	cumul	ate (page :	5-204	1)								
[1]	MAS[R][40] [uns()Xmem[)], [uns()Cmem[)], ACx :: MAC[R][40] [uns()Ymem[)], [uns()Cmem[)], ACy	N	4	1	Х	DU_ALU	2	1		2	1					
[2]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	N	4	1	Х	DU_ALU	2	1		2	1		٠	•		
MA	S::MAS: Parallel Multiply and Subtracts (page 5-20	9)														
	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_ALU	2	1		2	1		٠	•		
MA	S::MPY: Multiply and Subtract with Parallel Multiply	<b>y</b> (p	oage	e 5	5-212)											
	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_ALU	2	1		2	1			-		
MA	SM::MOV: Multiply and Subtract with Parallel Load	Αc	cui	mu	ılator fr	om Memo	ry (p	age	5-21	5)						
	MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	N	4	1	Х	DU_ALU	2			2			•	•	٠	
MA	SM::MOV: Multiply and Subtract with Parallel Store	Α	ccu	mι	ulator C	ontent to	Men	nory	(pag	je 5-	217)					
	MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2			2		2	٠			
MA	X: Compare Accumulator, Auxiliary, or Temporary	Re	gist	er	Conter	nt Maximu	<b>m</b> (p	age	5-21	9)						
	MAX [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU										
	MAX [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1			
	MAX [src,] dst-DU	Υ	2	1	Х	DU_ALU							•			See Note 1.
MA	XDIFF: Compare and Select Accumulator Content	Ma	xim	un	<b>n</b> (page	5-222)										
[1]	MAXDIFF ACx, ACy, ACz, ACw	Υ	3	1	Х	DU_ALU										
[2]	DMAXDIFF ACx, ACy, ACz, ACw, TRNx	Υ	3	1	Х	DU_ALU										

								Addres eratio	ss n Unit				Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
MIN	I: Compare Accumulator, Auxiliary, or Temporary F	Reg	jiste	er C	onten	t Minimun	ı (pa	ge 5	-228	)						
	MIN [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU										
	MIN [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1			
	MIN [src,] dst-DU	Υ	2	1	X	DU_ALU										See Note
MIN	IDIFF: Compare and Select Accumulator Content I	Vin	imu	ım (	page 5	5-231)	•			•						•
[1]	MINDIFF ACx, ACy, ACz, ACw	Υ	3	1	Х	DU_ALU										
[2]	DMINDIFF ACx, ACy, ACz, ACw, TRNx	Υ	3	1	Х	DU_ALU										
mn	nap: Memory-Mapped Register Access Qualifier (pa	age	5-2	37)												1
	mmap	ĭ	1	1	D											
МО	V: Load Accumulator from Memory (page 5-239)	ı					1			1						I
[1]	MOV [rnd(]Smem << Tx()], ACx	N	3	1	Х	DU_ALU + DU_SHIFT	1			1						
[2]	MOV low_byte(Smem) << #SHIFTW, ACx	N	3	1	Х	DU_ALU + DU_SHIFT	1			1						
[3]	MOV high_byte(Smem) << #SHIFTW, ACx	N	3	1	Х	DU_ALU + DU_SHIFT	1			1						
[4]	MOV Smem << #16, ACx	N	2	1	Х	DU_ALU	1			1						
[5]	MOV [uns(]Smem[)], ACx	N	3	1	Х		1			1						
[6]	MOV [uns(]Smem[)] << #SHIFTW, ACx	N	4	1	Х	DU_ALU + DU_SHIFT	1			1						
[7]	MOV[40] dbl(Lmem), ACx	N	3	1	Х		1			2						
[8]	MOV Xmem, Ymem, ACx	N	3	1	Х		2			2						
МО	V: Load Accumulator Pair from Memory (page 5-24	18)					•			•						•
[1]	MOV dbl(Lmem), pair(HI(ACx))	N	3	1	Х		1			2						
[2]	MOV dbl(Lmem), pair(LO(ACx))	N	3	1	Х		1			2						

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration					Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
МО	V: Load Accumulator with Immediate Value (page 5	-25	51)													
[1]	MOV K16 << #16, ACx	N	4	1	Х	DU_ALU									1	
[2]	MOV K16 << #SHFT, ACx	N	4	1	Х	DU_ALU + DU_SHIFT							•		1	
МО	V: Load Accumulator, Auxiliary, or Temporary Reg	ste	r fr	om	Memo	ry (page 5	5-254	1)		•					•	
[1]	MOV Smem, dst	N	2	1	Х		1			1						
[2]	MOV [uns(]high_byte(Smem)[)], dst	N	3	1	Х		1			1						
[3]	MOV [uns(]low_byte(Smem)[)], dst	N	3	1	Х		1			1						
МО	V: Load Accumulator, Auxiliary, or Temporary Reg	ste	r w	ith I	mmed	diate Value	<b>e</b> (pa	ige 5	-260	)						
[1]	MOV k4, dst	Υ	2	1	Х										1	
[2]	MOV -k4, dst	Υ	2	1	Х									•	1	
[3]	MOV K16, dst	N	4	1	Х										1	
МО	V: Load Auxiliary or Temporary Register Pair from	Me	mo	ry (p	page 5	5-264)	ī			ī					'	
	MOV dbl(Lmem), pair(TAx)	N	3	1	Х		1			2						
МО	V: Load CPU Register from Memory (page 5-265)	ı					1			1					Į	
[1]	MOV Smem, BK03	N	3	1	Х		1			1						
[2]	MOV Smem, BK47	N	3	1	Х		1			1						
[3]	MOV Smem, BKC	N	3	1	Х		1			1						
[4]	MOV Smem, BSA01	N	3	1	Х		1			1						
[5]	MOV Smem, BSA23	N	3	1	Х		1			1				•		
[6]	MOV Smem, BSA45	N	3	1	Х		1			1						
[7]	MOV Smem, BSA67	N	3	1	Х		1			1						
[8]	MOV Smem, BSAC	N	3	1	Х		1			1						
[9]	MOV Smem, BRC0	N	3	1	Х		1			1						
[10]	MOV Smem, BRC1	N	3	1	Х		1			1						

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								ddres					Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[11]	MOV Smem, CDP	Ν	3	1	Χ		1			1		•				
[12]	MOV Smem, CSR	Ν	3	1	Х		1			1						
[13]	MOV Smem, DP	Ν	3	1	Х		1			1						
[14]	MOV Smem, DPH	N	3	1	Х		1			1						
[15]	MOV Smem, PDP	N	3	1	Х		1			1						
[16]	MOV Smem, SP	N	3	1	Х		1			1						
[17]	MOV Smem, SSP	N	3	1	Х		1			1						
[18]	MOV Smem, TRN0	N	3	1	Х		1			1						
[19]	MOV Smem, TRN1	N	3	1	X		1			1						
[20]	MOV dbl(Lmem), RETA	N	3	5	Х		1			2						
МО	V: Load CPU Register with Immediate Value (page	5-2	68)				-			•						
[1]	MOV k12, BK03	Υ	3	1	AD									1		
[2]	MOV k12, BK47	Υ	3	1	AD									1		
[3]	MOV k12, BKC	Υ	3	1	AD									1		
[4]	MOV k12, BRC0	Υ	3	1	AD									1		
[5]	MOV k12, BRC1	Υ	3	1	AD									1		
[6]	MOV k12, CSR	Υ	3	1	AD									1		
[7]	MOV k7, DPH	Υ	3	1	AD									1		
[8]	MOV k9, PDP	Υ	3	1	AD									1		
[9]	MOV k16, BSA01	N	4	1	AD									1		
[10]	MOV k16, BSA23	N	4	1	AD									1		
[11]	MOV k16, BSA45	N	4	1	AD									1		
[12]	MOV k16, BSA67	N	4	1	AD									1		
[13]	MOV k16, BSAC	N	4	1	AD									1		
[14]	MOV k16, CDP	N	4	1	AD									1		
[15]	MOV k16, DP	N	4	1	AD									1		

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								ddre	ss n Unit				Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[16]	MOV k16, SP	N	4	1	AD						•			1		
[17]	MOV k16, SSP	N	4	1	AD								-	1		
МО	V: Load Extended Auxiliary Register from Memory	(pa	age	5-27	0)											
	MOV dbl(Lmem), XAdst	N	3	1	Х		1			2						
МО	V: Load Memory with Immediate Value (page 5-271)	)					<u>-</u> '			•						
[1]	MOV K8, Smem	N	3	1	Х		1					1			1	
[2]	MOV K16, Smem	N	4	1	Х		1					1			1	
МО	V: Move Accumulator Content to Auxiliary or Temp	or	ary	Regi	ister (	page 5-27	2)			•						
	MOV HI(ACx), TAx	Υ	2	1	Х	AU_ALU							1			
МО	V: Move Accumulator, Auxiliary, or Temporary Reg	ist	er C	onte	ent (pa	age 5-273)										,
	MOV src-AU, dst-AU	Υ	2	1	х	AU_ALU										
	MOV src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1			
	MOV src, dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.
МО	V: Move Auxiliary or Temporary Register Content t	o	Accı	ımul	ator (	page 5-27	5)			•						•
	MOV TAx, HI(ACx)	Υ	2	1	Х	DU_ALU										
МО	V: Move Auxiliary or Temporary Register Content t	0 (	PU	Reg	ister	(page 5-27	76)									•
[1]	MOV TAx, BRC0	Υ	2	1	Х	AU_ALU										
[2]	MOV TAx, BRC1	Υ	2	1	Х	AU_ALU										
[3]	MOV TAx, CDP	Υ	2	1	Х	AU_ALU										
[4]	MOV TAx, CSR	Υ	2	1	X	AU_ALU										
[5]	MOV TAx, SP	Υ	2	1	Х	AU_ALU										
[6]	MOV TAx, SSP	Υ	2	1	Х	AU_ALU					•					

4-20

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratio					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
МО	V: Move CPU Register Content to Auxiliary or Tem	роі	rary	Re	giste	r (page 5-2	78)									
[1]	MOV BRC0, TAX	Υ	2	1	Х	AU_ALU										
[2]	MOV BRC1, TAx	Υ	2	1	Х	AU_ALU										
[3]	MOV CDP, TAX	Υ	2	1	Х	AU_ALU										
[4]	MOV RPTC, TAX	Υ	2	1	Х	AU_ALU										
[5]	MOV SP, TAX	Υ	2	1	Х	AU_ALU										
[6]	MOV SSP, TAx	Υ	2	1	Х	AU_ALU										
МО	V: Move Extended Auxiliary Register Content (page	e 5	-280	))						•						
	MOV xsrc-AU, xdst-AU	N	2	1	Х	AU_ALU										
	MOV xsrc-DU, xdst-AU	N	2	1	Х	AU_ALU							1			
	MOV xsrc, xdst-DU	N	2	1	Х	DU_ALU										See Note 1.
МО	V: Move Memory to Memory (page 5-281)															
[1]	MOV Cmem, Smem	N	3	1	Х		2			1		1				
[2]	MOV Smem, Cmem	N	3	1	Х		2			1		1				
[3]	MOV Cmem,dbl(Lmem)	N	3	1	Х		2			2		2				
[4]	MOV dbl(Lmem), Cmem	N	3	1	Х		2			2		2				
[5]	MOV dbl(Xmem), dbl(Ymem)	N	3	1	Х		2			2		2				
[6]	MOV Xmem, Ymem	N	3	1	Х		2			2		2				
МО	V: Store Accumulator Content to Memory (page 5-2	288	)							•						•
[1]	MOV HI(ACx), Smem	N	2	1	Х		1					1				
[2]	MOV [rnd(]HI(ACx)[)], Smem	N	3	1	Х	DU_SHIFT	1					1				
[3]	MOV ACx << Tx, Smem	N	3	1	Х	DU_SHIFT	1					1				
[4]	MOV [rnd(]HI(ACx << Tx)[)], Smem	N	3	1	Х	DU_SHIFT	1					1				
[5]	MOV ACx << #SHIFTW, Smem	N	3	1	Х	DU_SHIFT	1					1				
[6]	MOV HI(ACx << #SHIFTW), Smem	N	3	1	Х	DU_SHIFT	1					1				

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratior					Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[7]	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	N	4	1	Х	DU_SHIFT	1					1				
[8]	MOV [uns() [rnd()HI[(saturate](ACx)[)))], Smem	N	3	1	Х	DU_SHIFT	1					1				
[9]	MOV [uns() [rnd()HI[(saturate](ACx << Tx)[)))], Smem	N	3	1	Χ	DU_SHIFT	1					1				
[10]	MOV [uns()[(rnd()]HI[(saturate](ACx << #SHIFTW)[)))], Smem	N	4	1	Х	DU_SHIFT	1					1				
[11]	MOV ACx, dbl(Lmem)	N	3	1	Χ		1					2				
[12]	MOV [uns(]saturate(ACx)[)], dbl(Lmem)	N	3	1	Χ	DU_SHIFT	1					2				
[13]	MOV ACx >> #1, dual(Lmem)	N	3	1	Х	DU_SHIFT	1					2		•		
[14]	MOV ACx, Xmem, Ymem	N	3	1	Χ		2					2				
MO	V: Store Accumulator Pair Content to Memory (pag	je 5	5-30	8)												
[1]	MOV pair(HI(ACx)), dbl(Lmem)	N	3	1	Х		1					2				
[2]	MOV pair(LO(ACx)), dbl(Lmem)	N	3	1	X		1					2				
МО	V: Store Accumulator, Auxiliary, or Temporary Reg	ist	er C	ont	ent to	Memory (	pag	e 5-3	311)	•					•	
[1]	MOV src, Smem	N	2	1	Х		1					1				
[2]	MOV src, high_byte(Smem)	N	3	1	Х		1					1		•		
[3]	MOV src, low_byte(Smem)	N	3	1	Х		1					1				
МО	V: Store Auxiliary or Temporary Register Pair Cont	en	t to	Mer	nory (	page 5-31	5)			•					•	
	MOV pair(TAx), dbl(Lmem)	N	3	1	Х		1					2				
МО	V: Store CPU Register Content to Memory (page 5-	י 316	3)				l			Ī					ı	
[1]	MOV BK03, Smem	N	3	1	Х		1			l .		1				
[2]	MOV BK47, Smem	N	3	1	Х		1					1				
[3]	MOV BKC, Smem	N	3	1	Х		1					1				
[4]	MOV BSA01, Smem	N	3	1	Х		1					1				
[5]	MOV BSA23, Smem	N	3	1	Х		1					1				
[6]	MOV BSA45, Smem	N	3	1	Х		1					1				
[7]	MOV BSA67, Smem	N	3	1	Х		1					1				

4-22

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addre: eratio	ss n Unit				Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[8]	MOV BSAC, Smem	N	3	1	Х		1					1	•			
[9]	MOV BRC0, Smem	N	3	1	Χ		1					1				
[10]	MOV BRC1, Smem	N	3	1	Χ		1					1				
[11]	MOV CDP, Smem	N	3	1	Х		1					1				
[12]	MOV CSR, Smem	N	3	1	Χ		1					1				
[13]	MOV DP, Smem	N	3	1	Х		1					1				
[14]	MOV DPH, Smem	N	3	1	Х		1					1				
[15]	MOV PDP, Smem	N	3	1	Х		1					1				
[16]	MOV SP, Smem	N	3	1	Х		1					1				
[17]	MOV SSP, Smem	N	3	1	Х		1					1				
[18]	MOV TRN0, Smem	N	3	1	Х		1					1				
[19]	MOV TRN1, Smem	N	3	1	Х		1					1				
[20]	MOV RETA, dbl(Lmem)	N	3	5	Х		1					2				
МО	V: Store Extended Auxiliary Register Content to Mo	em	ory	(pag	je 5-3	20)	•									
	MOV XAsrc, dbl(Lmem)	N	3	1	Х		1					2				
МО	V::MOV: Load Accumulator from Memory with Para	alle	l St	ore .	Accui	mulator C	onte	nt t	о Ме	mor	<b>y</b> (pa	ige 5	-321)			
	MOV Xmem << #16, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2	•	•	2		2	•			
MP	Y: Multiply (page 5-323)	•					•			•					•	
[1]	MPY[R] [ACx,] ACy	Υ	2	1	Х	DU_ALU							•			
[2]	MPY[R] Tx, [ACx,] ACy	Υ	2	1	Х	DU_ALU										
[3]	MPYK[R] K8, [ACx,] ACy	Υ	3	1	Х	DU_ALU									1	
[4]	MPYK[R] K16, [ACx,] ACy	N	4	1	Х	DU_ALU							•		1	
[5]	MPYM[R] [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_ALU	1	1		1	1					
[6]	MPYM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[7]	MPYMK[R] [T3 = ]Smem, K8, ACx	N	4	1	Х	DU_ALU	1			1					1	

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[8]	MPYM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	N	4	1	Х	DU_ALU	2			2						
[9]	MPYM[R][U][T3 = ]Smem, Tx, ACx	N	3	1	Х	DU_ALU	1			1						
MP	Y::MAC: Multiply with Parallel Multiply and A	ccumula	te (	page	5-336	6)										
	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	N	4	1	Х	DU_ALU	2	1		2	1	٠		•	•	
MP	Y::MPY: Parallel Multiplies (page 5-338)									-						
	MPY[R][40] [uns( Xmem[)], [uns( Cmem[)], ACx :: MPY[R][40] [uns( Ymem[)], [uns( Cmem[)], ACy	N	4	1	Х	DU_ALU	2	1		2	1	•				
MP	YM::MOV: Multiply with Parallel Store Accum	ulator C	ont	ent t	o Mer	nory (pag	e 5-3	340)								
	MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	X	DU_ALU + DU_SHIFT	2			2		2		•	•	
NE	G: Negate Accumulator, Auxiliary, or Tempor	ary Regis	ster	Coı	ntent (	page 5-34	12)									
	NEG [src-AU,] dst-AU	Y	2	1	Х	AU_ALU										
	NEG [src-DU,] dst-AU	Y	2	1	Х	AU_ALU							1			
	NEG [src,] dst-DU	Y	2	1	Х	DU_ALU										See Note 1.
NO	P: No Operation (page 5-344)															
[1]	NOP	Y	1	1	D		.									
[2]	NOP_16	Y	2	1	D											
NO	T: Complement Accumulator, Auxiliary, or Te	mporary	Re	giste	er Con	ntent (pag	e 5-3	345)		•						•
	NOT [src-AU,] dst-AU	Y	2	1	Х	AU_ALU										
	NOT [src-DU,] dst-AU	Y	2	1	Х	AU_ALU							1			
	NOT [src,] dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.

- Notes: 1) dst-DU, src-AU or dst-DU, src-DU
  - 2) dst-DU, src-AU or dst-AU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration					Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
OR	Bitwise OR (page 5-346)															
[1]	OR src-AU, dst-AU	Υ	2	1	Х	AU_ALU										
	OR src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1			
	OR src, dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.
[2]	OR k8, src-AU, dst-AU	Υ	3	1	Х	AU_ALU									1	
	OR k8, src-DU, dst-AU	Υ	3	1	Х	AU_ALU							1		1	
	OR k8, src, dst-DU	Υ	3	1	Х	DU_ALU									1	See Note 1.
[3]	OR k16, src-AU, dst-AU	N	4	1	Х	AU_ALU									1	
	OR k16, src-DU, dst-AU	N	4	1	Х	AU_ALU							1		1	
	OR k16, src, dst-DU	N	4	1	Х	DU_ALU									1	See Note 1.
[4]	OR Smem, src-AU, dst-AU	N	3	1	Х	AU_ALU	1			1						
	OR Smem, src-DU, dst-AU	N	3	1	Х	AU_ALU	1			1			1			
	OR Smem, src, dst-DU	N	3	1	Х	DU_ALU	1			1						See Note 1.
[5]	OR ACx << #SHIFTW[, ACy]	Υ	3	1	Х	DU_ALU + DU_SHIFT			-							
[6]	OR k16 << #16, [ACx,] ACy	N	4	1	Х	DU_ALU									1	
[7]	OR k16 << #SHFT, [ACx,] ACy	N	4	1	Х	DU_ALU + DU_SHIFT			-						1	
[8]	OR k16, Smem	N	4	1	Х	AU_ALU	1			1		1			1	
РО	P: Pop Top of Stack (page 5-355)	-					•			-						
[1]	POP dst1, dst2	Υ	2	1	Х		1		1	2						
[2]	POP dst	Υ	2	1	Х		1		1	1						
[3]	POP dst, Smem	N	3	1	Х		1		1	2		1				
[4]	POP dbl(ACx)	Υ	2	1	Х		1		1	2						
[5]	POP Smem	N	2	1	Х		1		1	1		1				
[6]	POP dbl(Lmem)	N	2	1	Х		1		1	2		2				

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								ddres eration					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
PO	PBOTH: Pop Accumulator or Extended Auxiliar	y Regi	ste	r Co	ntent	from Stac	k Po	inte	rs (p	age	5-36	32)				
	POPBOTH xdst	Υ	2	1	X		1		1	2						
por	t: Peripheral Port Register Access Qualifiers (pa	age 5-	363	)						•						
[1]	port(Smem)	N	1	1	D											
[2]	port(K16)	N	3	1	D											
PSI	H: Push to Top of Stack (page 5-365)	•														
[1]	PSH src1, src2	Υ	2	1	х		1		1			2				
[2]	PSH src	Y	2	1	Х		1		1			1				
[3]	PSH src,Smem	N	3	1	Х		1		1	1		2				
[4]	PSH dbl(ACx)	Y	2	1	Х		1		1			2				
[5]	PSH Smem	N	2	1	Х		1		1	1		1				
[6]	PSH dbl(Lmem)	N	2	1	Х		1		1	2		2				
PSI	HBOTH: Push Accumulator or Extended Auxilia	ry Reg	jist	er Co	onten	t to Stack	Poir	nters	(pa	ge 5	-372	)				
	PSHBOTH xsrc	Υ	2	1	х		1		1			2				
RE	SET: Software Reset (page 5-373)	ı					1								ļ	
	RESET	N	2	?	D	P_UNIT										
RE	T: Return Unconditionally (page 5-377)	I					I			ı					Į.	
	RET	Y	2	5	D	P_UNIT	1		1	2					.	
RF	TCC: Return Conditionally (page 5-379)	I					I			l						
<b>-</b>	RETCC cond	Ιv	3	5/5†	R	P_UNIT	1		1	2					. ]	
† <sub>x/v</sub>	cycles: x cycles = condition true, y cycles = condition false	1	-				l			I						
	TI: Return from Interrupt (page 5-381)															
1\L	RETI	L	2	5	D	P_UNIT	l <sub>1</sub>		1	2					J	

- Notes: 1) dst-DU, src-AU or dst-DU, src-DU
  - 2) dst-DU, src-AU or dst-AU, src-DU

4-26

								Addre: eratio	ss n Unit				Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
RO	L: Rotate Left Accumulator, Auxiliary, or Temporar	y F	Regi	ster	Cont	ent (page :	5-38	3)								
	ROL BitOut, src-AU, BitIn, dst-AU	Υ	3	1	Х	AU_ALU										
	ROL BitOut, src-DU, BitIn, dst-AU	Υ	3	1	Х	AU_ALU							1			
	ROL BitOut, src, BitIn, dst-DU	Υ	3	1	Х	DU_ALU + DU_SHIFT		-								See Note
RO	R: Rotate Right Accumulator, Auxiliary, or Tempora	ary	Re	gist	er Co	ntent (pag	e 5-3	385)								
	ROR Bitln, src-AU, BitOut, dst-AU	Υ	3	1	Х	AU_ALU										
	ROR Bitln, src-DU, BitOut, dst-AU	Υ	3	1	Х	AU_ALU							1			
	ROR Bitln, src, BitOut, dst-DU	Υ	3	1	Х	DU_ALU + DU_SHIFT		-								See Note
RO	UND: Round Accumulator Content (page 5-387)															
	ROUND [ACx,] ACy	Υ	2	1	Х	DU_ALU										
RP	T: Repeat Single Instruction Unconditionally (page	5-3	389)													,
[1]	RPT k8	Υ	2	1	AD	P_UNIT								1		
[2]	RPT k16	Υ	3	1	AD	P_UNIT								1		
[3]	RPT CSR	Υ	2	1	AD	P_UNIT										
RP	TADD: Repeat Single Instruction Unconditionally a	nd	Inc	rem	ent C	SR (page 5	-394	1)								
[1]	RPTADD CSR, TAX	Υ	2	1	Х	AU_ALU + P_UNIT		-								
[2]	RPTADD CSR, k4	Υ	2	1	Х	AU_ALU + P_UNIT									1	
RP	TB: Repeat Block of Instructions Unconditionally (	pag	ge 5-	-397	<b>'</b> )		•			•						•
[1]	RPTBLOCAL pmad	Υ	2	1	AD	P_UNIT										
[2]	RPTB pmad	Υ	3	1	AD	P_UNIT										

Table 4–1. Mnemonic Instruction Set Summary (Continued)

Table 4–1. Mnemonic Instruction Set Summary (Continued)

						Address Generation Un							Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
RP	TCC: Repeat Single Instruction Conditionally (page	e 5-	408	)												
	RPTCC k8, cond	Υ	3	1	AD	P_UNIT								1		
RP	TSUB: Repeat Single Instruction Unconditionally a	ınd	De	cren	nent C	SR (page	5-41	1)							•	
	RPTSUB CSR, k4	Υ	2	1	Х	AU_ALU + P_UNIT							٠	•	1	
SA	F: Saturate Accumulator Content (page 5-413)						•			•					·	
	SAT[R] [ACx.] ACy	Υ	2	1	Х	DU_ALU									. [	
SF	ГСС: Shift Accumulator Content Conditionally (ра	je 5	5-41	5)			•			•					,	
[1]	SFTCC ACx, TC1	Y	2	1	Х	DU_ALU + DU_SHIFT										
[2]	SFTCC ACx, TC2	Y	2	1	Х	DU_ALU + DU_SHIFT										
SF	<b>FL: Shift Accumulator Content Logically</b> (page 5-4	17)														
[1]	SFTL ACx, Tx[, ACy]	Υ	2	1	Х	DU_ALU + DU_SHIFT							٠			
[2]	SFTL ACx, #SHIFTW[, ACy]	Υ	3	1	Х	DU_ALU + DU_SHIFT										
SF	ΓL: Shift Accumulator, Auxiliary, or Temporary Reç	jist	er C	ont	ent Lo	<b>ogically</b> (p	age	5-42	0)							
[1]	SFTL dst-AU, #1	Υ	2	1	Х	AU_ALU									. [	
	SFTL dst-DU, #1	Y	2	1	Х	DU_ALU + DU_SHIFT							٠	÷	•	
[2]	SFTL dst-AU, #–1	Υ	2	1	Х	AU_ALU								•		
	SFTL dst-DU, #–1	Υ	2	1	Х	DU_ALU + DU_SHIFT										
SF	<b>rs: Signed Shift of Accumulator Content</b> (page 5-4	23)													•	
[1]	SFTS ACx, Tx[, ACy]	Υ	2	1	Х	DU_ALU + DU_SHIFT							٠	•		
[2]	SFTS ACx, #SHIFTW[, ACy]	Υ	3	1	Х	DU_ALU + DU_SHIFT										

4-28

Table 4–1. Mnemonic Instruction Set Summary (Continued)

							Address Generation						Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[3]	SFTSC ACx, Tx[, ACy]	Υ	2	1	Х	DU_ALU + DU_SHIFT								ē	٠	
[4]	SFTSC ACx, #SHIFTW[, ACy]	Υ	3	1	Х	DU_ALU + DU_SHIFT			٠					•		
SF	rs։ Signed Shift of Accumulator, Auxiliary, or Temp	ora	ary	Reç	gister	Content (p	age	5-43	32)	•						!
[1]	SFTS dst-AU, #–1	Υ	2	1	Х	AU_ALU										
	SFTS dst-DU, #–1	Υ	2	1	Х	DU_ALU + DU_SHIFT			٠					•		
[2]	SFTS dst-AU, #1	Υ	2	1	Х	AU_ALU										
	SFTS dst-DU, #1	Υ	2	1	Х	DU_ALU + DU_SHIFT							•	-		
SQ	A: Square and Accumulate (page 5-437)	•					•			•					·	•
[1]	SQA[R] [ACx.] ACy	Υ	2	1	Х	DU_ALU										
[2]	SQAM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
SQ	DST: Square Distance (page 5-440)															
	SQDST Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_ALU	2			2						
SQ	R: Square (page 5-442)	-					-			-						
[1]	SQR[R] [ACx,] ACy	Υ	2	1	Х	DU_ALU										
[2]	SQRM[R] [T3 = ]Smem, ACx	N	3	1	X	DU_ALU	1			1				•		
SQ	S: Square and Subtract (page 5-445)															
[1]	SQS[R] [ACx.] ACy	Υ	2	1	X	DU_ALU										
[2]	SQSM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	X	DU_ALU	1			1				•		
SU	B: Dual 16-Bit Subtractions (page 5-448)															
[1]	SUB dual(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2						
[2]	SUB ACx, dual(Lmem), ACy	N	3	1	Х	DU_ALU	1			2				-		
[3]	SUB dual(Lmem), Tx, ACx	N	3	1	Х	DU_ALU	1			2				•		
[4]	SUB Tx, dual(Lmem), ACx	N	3	1	Х	DU_ALU	1			2						

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratior					Buses			
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
SU	B: Subtraction (page 5-457)															
[1]	SUB [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU										
	SUB [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1			
	SUB [src,] dst-DU	Y	2	1	Х	DU_ALU										See Note 1.
[2]	SUB k4, dst-AU	Υ	2	1	Х	AU_ALU									1	
	SUB k4, dst-DU	Υ	2	1	Х	DU_ALU									1	
[3]	SUB K16, [src-AU,] dst-AU	N	4	1	Х	AU_ALU									1	
	SUB K16, [src-DU,] dst-AU	N	4	1	Х	AU_ALU							1		1	
	SUB K16, [src,] dst-DU	N	4	1	Х	DU_ALU									1	See Note 1.
[4]	SUB Smem, [src-AU,] dst-AU	N	3	1	Х	AU_ALU	1			1						
	SUB Smem, [src-DU,] dst-AU	N	3	1	Х	AU_ALU	1			1			1			
	SUB Smem, [src,] dst-DU	N	3	1	Х	DU_ALU	1			1						See Note 1.
[5]	SUB src-AU, Smem, dst-AU	N	3	1	Х	AU_ALU	1			1						
	SUB src-DU, Smem, dst-AU	N	3	1	Х	AU_ALU	1			1			1			
	SUB src, Smem, dst-DU	N	3	1	Х	DU_ALU	1			1						See Note 1.
[6]	SUB ACx << Tx, ACy	Y	2	1	Х	DU_ALU + DU_SHIFT									٠	
[7]	SUB ACx << #SHIFTW, ACy	Y	3	1	Х	DU_ALU + DU_SHIFT										
[8]	SUB K16 << #16, [ACx,] ACy	N	4	1	Х	DU_ALU									1	
[9]	SUB K16 << #SHFT, [ACx.] ACy	N	4	1	Х	DU_ALU + DU_SHIFT								٠	1	
[10]	SUB Smem << Tx, [ACx.] ACy	N	3	1	Х	DU_ALU + DU_SHIFT	1			1				٠		
[11]	SUB Smem << #16, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[12]	SUB ACx, Smem << #16, ACy	N	3	1	Х	DU_ALU	1			1						
[13]	SUB [uns(]Smem[)], BORROW, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
[14]	SUB [uns(]Smem[)], [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						

4-30

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres					Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
[15]	SUB [uns(]Smem[)] << #SHIFTW, [ACx.] ACy	N	4	1	Х	DU_ALU + DU_SHIFT	1			1						
[16]	SUB dbl(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2						
[17]	SUB ACx, dbl(Lmem), ACy	N	3	1	Х	DU_ALU	1			2						
[18]	SUB Xmem, Ymem, ACx	N	3	1	Х	DU_ALU	2			2				•		
SU	B::MOV: Subtraction with Parallel Store Accumulat	or	Cor	nten	t to M	<b>emory</b> (pa	ge 5	-483	3)	•					•	
	SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2			2		2	•			
SU	BADD: Dual 16-Bit Subtraction and Addition (page	5-4	85)												'•	
[1]	SUBADD Tx, Smem, ACx	N	3	1	Х	DU_ALU	1			1						
[2]	SUBADD Tx, dual(Lmem), ACx	N	3	1	Х	DU_ALU	1			2						
SU	BC: Subtract Conditionally (page 5-490)														•	
	SUBC Smem, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1						
SW	AP: Swap Accumulator Content (page 5-493)						ı			ı						
[1]	SWAP AC0, AC2	Υ	2	1	Х	DU_SWAP										
[2]	SWAP AC1, AC3	Υ	2	1	Х	DU_SWAP										
sw	AP: Swap Auxiliary Register Content (page 5-494)						ı			ı						
[1]	SWAP ARO, AR1	Υ	2	1	AD	AU_SWAP										
[2]	SWAP AR0, AR2	Υ	2	1	AD	AU_SWAP										
[3]	SWAP AR1, AR3	Υ	2	1	AD	AU_SWAP										
sw	AP: Swap Auxiliary and Temporary Register Conte	nt	(pag	je 5-	495)										•	
[1]	SWAP AR4, T0	Υ	2	1	AD	AU_SWAP										
[2]	SWAP AR5, T1	Υ	2	1	AD	AU_SWAP										
[3]	SWAP AR6, T2	Υ	2	1	AD	AU_SWAP										
[4]	SWAP AR7, T3	Υ	2	1	AD	AU_SWAP										

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

							Address Generation I						Buses			
No.	Instruction	E	s	С	Pipe	Operator		CA		DR	CR	DW	ACB	KAB	KDB	Notes
SW	AP: Swap Temporary Register Content (page 5-497	)														
[1]	SWAP T0, T2	Υ	2	1	AD	AU_SWAP										
[2]	SWAP T1, T3	Υ	2	1	AD	AU_SWAP										
SW	APP: Swap Accumulator Pair Content (page 5-498)															
	SWAPP AC0, AC2	Υ	2	1	Х	DU_SWAP										
SW	APP: Swap Auxiliary Register Pair Content (page 5	-49	9)				•			•						
	SWAPP AR0, AR2	Υ	2	1	AD	AU_SWAP							•			
SWAPP: Swap Auxiliary and Temporary Register Pair Content (page 5-500)																
[1]	SWAPP AR4, T0	Υ	2	1	AD	AU_SWAP										
[2]	SWAPP AR6, T2	Υ	2	1	AD	AU_SWAP							•	•		
SW	APP: Swap Temporary Register Pair Content (page	5-	502)	)			-			•						
	SWAPP T0, T2	Υ	2	1	AD	AU_SWAP										
SW	AP4: Swap Auxiliary and Temporary Register Pairs	C	onte	ent (p	page s	5-503)	•			•						
	SWAP4 AR4, T0	Υ	2	1	AD	AU_SWAP							•			
TR	AP: Software Trap (page 5-505)	•					•			•						
	TRAP k5	N	2	?	D	P_UNIT	1		1			2	•			
хс	C: Execute Conditionally (page 5-507)	•					•			•						
[1]	XCC [label, ]cond	N	2	1	AD	P_UNIT										
[2]	XCCPART [label, ]cond	N	2	1	Х	P_UNIT								•		

4-32

Table 4–1. Mnemonic Instruction Set Summary (Continued)

							Address Generation Unit Buses									
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	KAB	KDB	Notes
ХО	R: Bitwise Exclusive OR (XOR) (page 5-514)															
[1]	XOR src-AU, dst-AU	Υ	2	1	Х	AU_ALU										
	XOR src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1			
	XOR src, dst-DU	Υ	2	1	Х	DU_ALU										See Note 1.
[2]	XOR k8, src-AU, dst-AU	Υ	3	1	Х	AU_ALU									1	
	XOR k8, src-DU, dst-AU	Υ	3	1	Х	AU_ALU							1		1	
	XOR k8, src, dst-DU	Υ	3	1	Х	DU_ALU									1	See Note 1.
[3]	XOR k16, src-AU, dst-AU	N	4	1	Х	AU_ALU									1	
	XOR k16, src-DU, dst-AU	N	4	1	Х	AU_ALU							1		1	
	XOR k16, src, dst-DU	N	4	1	Х	DU_ALU									1	See Note 1.
[4]	XOR Smem, src-AU, dst-AU	N	3	1	Х	AU_ALU	1			1						
	XOR Smem, src-DU, dst-AU	N	3	1	Х	AU_ALU	1			1			1			
	XOR Smem, src, dst-DU	N	3	1	Х	DU_ALU	1			1						See Note 1.
[5]	XOR ACx << #SHIFTW[, ACy]	Υ	3	1	Х	DU_ALU + DU_SHIFT				-					•	
[6]	XOR k16 << #16, [ACx,] ACy	N	4	1	Х	DU_ALU									1	
[7]	XOR k16 << #SHFT, [ACx.] ACy	N	4	1	Х	DU_ALU + DU_SHIFT									1	
[8]	XOR k16, Smem	N	4	1	Х	AU_ALU	1			1		1			1	

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

# **Instruction Set Descriptions**

This chapter provides detailed information on the TMS320C55x<sup>™</sup> DSP mnemonic instruction set.

See section 1.1, *Instruction Set Terms, Symbols, and Abbreviations*, for definitions of symbols and abbreviations used in the description of each instruction. See Chapter 4 for a summary of the instruction set.

# **AADD**

# Modify Auxiliary or Temporary Register Content by Addition

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AADD TAx, TAy	No	3	1	AD
[2]	AADD P8, TAx	No	3	1	AD

Description	These instructions perform, in the A-unit address generation units:
	<ul> <li>an addition between two auxiliary or temporary registers, TAx and TAy and stores the result in TAy</li> </ul>
	an addition between the auxiliary or temporary registers TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx
	The operation is performed in the address phase of the pipeline, however data memory is not accessed.
	If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2_55 is set to 1, the circular buffer management controls the result stored in the destination register.
Status Bits	Affected by ST2_55
	Affects none
See Also	See the following other related instructions:
	☐ AMAR (Modify Auxiliary Register Content)
	☐ AMAR (Modify Extended Auxiliary Register Content)
	☐ AMOV (Modify Auxiliary or Temporary Register Content)

☐ ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)

# Modify Auxiliary or Temporary Register Content by Addition

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AADD TAx, TAy		No	3	1	AD
Opcod	e	0001	010E FSS	S xx	xx   FDD	D 0000
		0001	010E FSS	S xx	xx FDD	D 1000

The assembler selects the opcode depending on the instruction position in a paralleled pair.

**Operands** TAx, TAy

Description

This instruction performs, in the A-unit address generation units, an addition between two auxiliary or temporary registers, TAy and TAx, and stores the result in TAy. The content of TAx is considered signed:

TAy = TAy + TAx

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

## Compatibility with C54x devices (C54CM = 1)

In the translated code section, the AADD instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

# Example 1

Syntax	Description
AADD T0, AR0	The content of AR0 is added to the signed content of T0 and the result is stored in AR0.

Before			After		
XAR0	01	0000	XAR0	01	8000
T0		8000	T0		8000

Syntax	Description
AADD T1, T0	The content of T0 is added to the content of T1 and the result is stored in T0.

# Modify Auxiliary or Temporary Register Content by Addition

#### Syntax Characteristics

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AADD P8, TAx		No	3	1	AD
Opcod	е	0001	010E PPF	P PP	PP FDD	D 0100
		0001	010E PPF	P PP	PP FDD	D 1100

The assembler selects the opcode depending on the instruction position in a paralleled pair.

## Operands TAx, P8

## **Description**

This instruction performs, in the A-unit address generation units, an addition between the auxiliary or temporary register TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx:

$$TAx = TAx + P8$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the AADD instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

# Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
AADD #255, T0	The unsigned 8-bit value (255) is added to the content of T0 and the result is stored in T0.

## **AADD**

# Modify Data Stack Pointer

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AADD K8, SP	Yes	2	1	AD

Opcode 0100 111E KKKK KKKK

Operands K8

**Description** This instruction performs an addition in the A-unit data-address generation

unit (DAGEN) in the address phase of the pipeline. The 8-bit signed constant, K8, is sign extended to 16 bits and added to the data stack pointer (SP):

SP = SP + K8

When in 32-bit stack configuration, the system stack pointer (SSP) is also modified. Updates of the SP and SSP (depending on the stack configuration)

should not be executed in parallel with this instruction.

Status Bits Affected by none

Affects none

Repeat Repeat

This instruction can be repeated.

Syntax	Description
AADD #127, SP	The 8-bit value (127) is sign extended to 16 bits and added to the stack pointer (SP).

## **ABDST**

#### Absolute Distance

#### Syntax Characteristics

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline			
[1]	ABDST Xmem	, Ymem, ACx, ACy	No	4	1	Х			
Opcode		1000 0110   XXX	M MMYY YMM	MM DE	DDD   111	.1 xxn%			
Operar Descrip		ACx, ACy, Xmem, Ymem This instruction executes two operat	ions in parallel:	one in	the D-un	it MAC and			
		one in the D-unit ALU:	, , , , , ,						
		ACy = ACy +  HI(ACx)  :: $ACx = (Xmem << #16) - (Ymem)$	m << #16)						
		The absolute value of accumulator ACx content is computed and added to accumulator ACy content through the D-unit MAC. When an overflow is							

the destination accumulator overflow status bit (ACOVy) is set

☐ the destination register (ACy) is saturated according to SATD

The Ymem content shifted left 16 bits is subtracted from the Xmem content shifted left 16 bits in the D-unit ALU.

☐ Input operands (Xmem and Ymem) are sign extended to 40 bits according to SXMD.

☐ CARRY status bit depends on M40. Subtraction borrow bit is reported in CARRY status bit. It is the logical complement of CARRY status bit.

☐ When an overflow is detected according to M40:

■ the destination accumulator overflow status bit (ACOVx) is set

■ the destination register (ACx) is saturated according to SATD

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the subtract operation does not have any overflow detection, report, and saturation after the shifting operation.

**Status Bits** Affected by C54CM, FRCT, M40, SATD, SXMD

detected according to M40:

Affects ACOVx, ACOVy, CARRY

Repeat This instruction can be repeated. See Also

See the following other related instructions:

☐ SQDST (Square Distance)

Syntax	Description
ABDST *AR0+, *AR1, AC0, AC1	The absolute value of the content of AC0 is added to the content of AC1 and the result is stored in AC1. The content addressed by AR1 is subtracted from the content addressed by AR0 and the result is stored in AC0. The content of AR0 is incremented by 1.

Before				After			
AC0	00	0000	0000	AC0	00	4500	0000
AC1	00	E800	0000	AC1	00	E800	0000
AR0			202	AR0			203
AR1			302	AR1			302
202			3400	202			3400
302			EF00	302			EF00
ACOV0			0	ACOV0			0
ACOV1			0	ACOV1			0
CARRY			0	CARRY			0
M40			1	M40			1
SXMD			1	SXMD			1

# ABS

#### Absolute Value

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ABS [src,] dst	Yes	2	1	Х
Opcod	e	001	1 00	1E FSS	S FDDD

# Opcode Operands

dst, src

#### Description

This instruction computes the absolute value of the source register (src):

dst = |src|

- ☐ When the destination register (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD.
  - If M40 = 0, the sign of the source register is extracted at bit position 31. If src(31) = 1, the source register content is negated. If src(31) = 0, the source register content is moved to the destination accumulator.
  - If M40 = 1, the sign of the source register is extracted at bit position 39. If src(39) = 1, the source register content is negated. If src(39) = 0, the source register content is moved to the destination accumulator.
  - During the 40-bit move operation, an overflow and CARRY bit status are detected according to M40:
    - The destination accumulator overflow status bit (ACOVx) is set.
    - The destination register is saturated according to SATD.
    - The CARRY status bit is updated as follows: If the result of the operation stored in the destination register is 0, CARRY is set; otherwise, CARRY is cleared.
- ☐ When the destination register (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - The sign of the source register is extracted at bit position 15. If src(15) = 1, the source register content is negated. If src(15) = 0, the source register content is moved to the destination register. Overflow is detected at bit position 15.
  - The destination register is saturated according to SATA.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. To ensure compatibility versus overflow detection and saturation of destination accumulator, this instruction must be executed with M40 = 0.

Status Bits Affected by C54CM, M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ ADDV (Addition with Absolute Value)

# Example 1

Syntax		Desc	ription			
ABS AC0	, AC1	The a	absolute	value of the cont	ntent of AC0 is stored in AC1.	
Before				After		
AC1	00	0000	2000	AC1	7D FFFF EDCC	
AC0	82	0000	1234	AC0	82 0000 1234	
M40			1	M40	1	

# Example 2

Syntax	Description
ABS AR1, AC1	The absolute value of the content of AR1 is stored in AC1.

Before		After	
AC1	00 0000 2000	AC1	00 0000 0000
AR1	0000	AR1	0000
CARRY	0	CARRY	1

Syntax	Description
ABS AR1, AC1	The absolute value of the content of AR1 is stored in AC1. Since SXMD = 1, AR1 content
	is sign extended. The resulting 40-bit data is negated since M40 = 0 and AR1(31) = 1.

Before		After	
AC1	00 0000 2000	AC1	00 0000 7900
AR1	8700	AR1	8700
M40	0	M40	0
SXMD	1	SXMD	1

# Example 4

Syntax	Description
ABS AC0, T1	The absolute value of the content of AC0(15–0) is stored in T1. The sign bit is extracted at
	ACO(15). Since $ACO(15) = 0$ , $T1 = ACO(15-0)$ .

Before		After	
Т1	2000	Т1	1234
AC0	80 0002 1234	AC0	80 0002 1234

Syntax	Description
,	The absolute value of the content of AC0(15–0) is stored in T1. The sign bit is extracted at AC0(15). Since AC0(15) = 1, T1 equals the negated value of AC0(15–0).

Before		After	
Т1	2000	T1	6DCC
AC0	80 0002 9234	AC0	80 0002 9234

# ADD

**Addition** 

# **Syntax Characteristics**

NI-	O. m. Laur	Parallel	0:	0	DiII
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	ADD [src,] dst	Yes	2	1	Х
[2]	ADD k4, dst	Yes	2	1	X
[3]	ADD K16, [src,] dst	No	4	1	Χ
[4]	ADD Smem, [src,] dst	No	3	1	X
[5]	ADD ACx << Tx, ACy	Yes	2	1	X
[6]	ADD ACx << #SHIFTW, ACy	Yes	3	1	X
[7]	<b>ADD</b> K16 << <b>#16,</b> [ACx,] ACy	No	4	1	X
[8]	ADD K16 << #SHFT, [ACx,] ACy	No	4	1	X
[9]	ADD Smem << Tx, [ACx,] ACy	No	3	1	Χ
[10]	ADD Smem << #16, [ACx,] ACy	No	3	1	X
[11]	ADD [uns(]Smem[)], CARRY, [ACx,] ACy	No	3	1	Χ
[12]	ADD [uns(]Smem[)], [ACx,] ACy	No	3	1	X
[13]	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	No	4	1	X
[14]	ADD dbl(Lmem), [ACx,] ACy	No	3	1	X
[15]	ADD Xmem, Ymem, ACx	No	3	1	X
[16]	ADD K16, Smem	No	4	1	X

Description These instructions perform an addition operation.

Affected by CARRY, C54CM, M40, SATA, SATD, SXMD **Status Bits** 

> ACOVx, ACOVy, CARRY Affects

See Also	Se	e the following other related instructions:
		ADD (Dual 16-Bit Additions)
		ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)
		ADDSUB (Dual 16-Bit Addition and Subtraction)
		ADDSUBCC (Addition or Subtraction Conditionally)
		ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
		ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
		ADDV (Addition with Absolute Value)
		SUB (Subtraction)
		SUBADD (Dual 16-Bit Subtraction and Addition)

#### Addition

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD [src,] dst	Yes	2	1	Х
Opcode	<b>)</b>	0010	010	DE FSSS	5 FDDD

## **Operands**

dst, src

## Description

This instruction performs an addition operation between two registers:

dst = dst + src

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are sign extended to 40 bits according to SXMD.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
ADD AC1, AC0	The content of AC1 is added to the content of AC0 and the result is stored in AC0.

## **Addition**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ADD k4, dst	Yes	2	1	Х

# **Opcode**

0100 000E kkkk FDDD

## **Operands**

dst, k4

# Description

This instruction performs an addition operation between a register content and a 4-bit unsigned constant, k4:

dst = dst + k4

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
ADD #15, AC0	The content of AC0 is added to an unsigned 4-bit value (15) and the result is stored in AC0.

#### **Addition**

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	ADD K16, [src,] dst	No	4	1	Х

## Opcode

0111 1011 KKKK KKKK KKKK KKKK FDDD FSSS

#### **Operands**

dst, K16, src

#### Description

This instruction performs an addition operation between a register content and a 16-bit signed constant, K16.

dst = src + K16

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** 

Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

# Repeat

This instruction can be repeated.

Syntax	Description
	The content of AC0 is added to the signed 16-bit value (2E00h) and the result is stored in AC1.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	ADD Smem, [src,] dst	No	3	1	Χ

#### Opcode

| 1101 0110 | AAAA AAAI | FDDD FSSS

#### **Operands**

dst, Smem, src

#### **Description**

This instruction performs an addition operation between a register content and the content of a memory (Smem) location.

dst = src + Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits

Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

# Repeat

This instruction can be repeated.

Syntax	Description
ADD *AR3+, T0, T1	The content of T0 is added to the content addressed by AR3 and the result is
	stored in T1. AR3 is incremented by 1.

Before		After	
AR3	0302	AR3	0303
302	EF00	302	EF00
т0	3300	T0	3300
Т1	0	Т1	2200
CARRY	0	CARRY	1

# **Syntax Characteristics**

						Parallel			
No. Syntax						Enable Bit	Size	Cycles	Pipeline
[5] <b>ADD</b> ACx << Tx	k, ACy					Yes	2	1	Х
Opcode						010	1 10	1E DDS	S ss00
Operands	perands ACx, ACy, Tx								
Description			•			n operation ent ACx shift			
	ACy = ACy + (ACx << Tx)								
	☐ The operation is performed on 40 bits in the D-unit shifter.								
	☐ Input operands are sign extended to 40 bits according to SXMD.								
	☐ The shift operation is equivalent to the signed shift instruction.								
	☐ Over	Overflow detection and CARRY status bit depends on M40.							
	☐ When an overflow is detected, the accumulator is saturated according to SATD.								
	Compatibility with C54x devices (C54CM = 1)								
	When this		uction is e	execute	d with N	M40 = 0, com	patibili	ty is ensu	red. When
	no o		•	•		erformed as i d saturation		-	
	Tx de	efine a 7, a m	shift quar	ntity with	nin –32	ermine the shat to +31. Whe nsforms the	n the va	alue is bet	tween –32
Status Bits	Affected	by	C54CM	, M40, \$	SATD,	SXMD			
	Affects		ACOVy,	CARR	Y				
Repeat	This instr	uction	n can be r	epeate	d.				

Syntax	Description
ADD AC1 << T0, AC0	The content of AC1 shifted by the content of T0 is added to the content of AC0
	and the result is stored in AC0.

#### Syntax Characteristics

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[6]	ADD ACx << #SHIFTW, ACy	Yes	3	1	Х

# **Opcode Operands**

ACx, ACy, SHIFTW

### Description

This instruction performs an addition operation between an accumulator content ACy and an accumulator content ACx shifted by the 6-bit value, SHIFTW:

0001 000E DDSS 0011 xxSH IFTW

$$ACy = ACy + (ACx << \#SHIFTW)$$

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
ADD AC1 << #31, AC0	The content of AC1 shifted left by 31 bits is added to the content of AC0 and the
	result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax				Para Enable		Size	Cycles	Pipeline
[7]	<b>ADD</b> K16 << <b>#16</b> , [ACx,] ACy				No	)	4	1	Х
Opcode		0111	1010	KKKK	KKKK	KKKK	KKK	K SSDI	000x

# Operands

ACx, ACy, K16

#### Description

This instruction performs an addition operation between an accumulator content ACx and a 16-bit signed constant, K16, shifted left by 16 bits:

$$ACy = ACx + (K16 << #16)$$

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
ADD #FFFFh << #16, AC1, AC0	A signed 16-bit value (FFFFh) shifted left by 16 bits is added to the
	content of AC1 and the result is stored in AC0.

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	ADD K16 << #SHFT, [ACx,] ACy	No	4	1	Χ

#### **Opcode**

0111 0000 KKKK KKKK KKKK KKKK SSDD SHFT

#### **Operands**

ACx, ACy, K16, SHFT

### Description

This instruction performs an addition operation between an accumulator content ACx and a 16-bit signed constant, K16, shifted left by the 4-bit value, SHFT:

ACy = ACx + (K16 << #SHFT)

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
ADD #FFFFh << #15, AC1, AC0	A signed 16-bit value (FFFFh) shifted left by 15 bits is added to the
	content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[9]	ADD Smem <<	τx,	[ACx,] ACy			No	3	1	Х
Opcode	•				1101	1101 AAA	A AA	AI SSD	D ss00
Operan	ds	ACx, ACy, Tx, Smem							
Descrip	tion	This instruction performs an addition operation between an accumulator content ACx and the content of a memory (Smem) location shifted by the content of Tx:							
		ACy = ACx + (Smem << Tx)							
		☐ The operation is performed on 40 bits in the D-unit shifter.							
		☐ Input operands are sign extended to 40 bits according to SXMD.							
		☐ The shift operation is equivalent to the signed shift instruction.							
		<ul> <li>Overflow detection and CARRY status bit depends on M40.</li> </ul>							
		☐ When an overflow is detected, the accumulator is saturated according to SATD.						cording to	
		Compatibility with C54x devices (C54CM = 1)							
		When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1:							
				ediary shift ope ow detection, r	-			-	
		□ The 6 LSBs of Tx are used to dete Tx define a shift quantity within –32 to –17, a modulo 16 operation tra to –1.			2 to +31. Whe	n the va	alue is be	tween –32	
Status I	Bits	Aff	ected by	C54CM, M4	0, SATD,	SXMD			
		Aff	ects	ACOVy, CAI	RRY				
Repeat		Thi	is instruction	on can be repea	ated.				

Syntax	Description
ADD *AR1 << T0, AC1, AC0	The content addressed by AR1 shifted left by the content of T0 is added
	to the content of AC1 and the result is stored in AC0.

Before				After			
AC0	00	0000	0000	AC0	00	2330	0000
AC1	00	2300	0000	AC1	00	2300	0000
Т0			000C	Т0			000C
AR1			0200	AR1			0200
200			0300	200			0300
SXMD			0	SXMD			0
М40			0	M40			0
ACOV0			0	ACOV0			0
CARRY			0	CARRY			1

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[10]	ADD Smem << #16, [ACx,] ACy	No	3	1	Χ

#### Opcode

1101 1110 AAAA AAAI SSDD 0100

#### **Operands**

ACx, ACy, Smem

#### Description

This instruction performs an addition operation between an accumulator content ACx and the content of a memory (Smem) location shifted left by 16 bits:

ACy = ACx + (Smem << #16)

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. If the result of the addition generates a carry, the CARRY status bit is set; otherwise, the CARRY status bit is not affected.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

# **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

# Repeat

This instruction can be repeated.

Syntax	Description
ADD *AR3 << #16, AC1, AC0	The content addressed by AR3 shifted left by 16 bits is added to the
	content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[11]	ADD [uns(]Sm	em[)],	CARRY, [AC	Cx,] ACy		No	3	1	Х
Opcode	<b>)</b>				1101	1111 AAA	A AA	AI SSD	D 100u
Operan	ds	ACx	k, ACy, Sme	em					
Descrip	otion	This instruction performs an addition operation of the accumulator content ACx, the content of a memory (Smem) location, and the value of the CARRY status bit:							
		ACy = ACx + Smem + CARRY							
		☐ The operation is performed on 40 bits in the D-unit ALU.							
		☐ Input operands are extended to 40 bits according to uns.							
		If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.							ne content
		If the optional uns keyword is not applied to the inp content of the memory location is sign extended to 40 SXMD.							
			Overflow d	etection and C	ARRY s	tatus bit depe	ends or	n M40.	
			When an o SATD.	verflow is dete	cted, the	accumulator	is satı	urated ac	cording to
		Compatibility with C54x devices (C54CM = 1)							
		Whe	en this instr	ruction is execu	ted with	M40 = 0, coi	mpatib	ility is ens	sured.
Status I	Bits	Affe	cted by	CARRY, M40	SATD,	SXMD			
		Affe	cts	ACOVy, CAR	RY				
Repeat		This	instruction	n can be repeat	ed.				

Syntax	Description
ADD uns(*AR3), CARRY, AC1, AC0	The CARRY status bit and the unsigned content addressed by AR3
	are added to the content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[12]	ADD [uns(]Sm	nem[)],	[ACx,] ACy			No	3	1	Χ	
Opcode				:	1101	1111 AAA	A AA	AI SSD	D 110u	
Operand	ds	ACx	, ACy, Sme	em						
Descrip	tion		This instruction performs an addition operation between an accumulator content ACx and the content of a memory (Smem) location:							
		ACy	ACy = ACx + uns(Smem)							
			☐ The operation is performed on 40 bits in the D-unit ALU.							
			☐ Input operands are extended to 40 bits according to uns.							
			If the optional uns keyword is applied to the input operand, the co of the memory location is zero extended to 40 bits.						ne content	
				optional uns keyv t of the memory lo		• • •			-	
			Overflow d	etection and CAF	RRY s	tatus bit depe	nds or	n M40.		
			☐ When an overflow is detected, the accumulator is saturated accordant.					cording to		
		Con	npatibility	with C54x device	es (C	54CM = 1)				
		Whe	en this instr	uction is execute	d with	M40 = 0, cor	mpatib	ility is en	sured.	
Status E	Bits	Affe	cted by	M40, SATD, SX	MD					
		Affe	cts	ACOVy, CARRY	ſ					
Repeat		This	instruction	can be repeated	i.					

Syntax	Description
ADD uns(*AR3), AC1, AC0	The unsigned content addressed by AR3 is added to the content of AC1 and
	the result is stored in AC0.

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[13]	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	No	4	1	Х
Opcode	1111   1001   AAAA	AAAI uxSI	H IF	rw ssdi	00xx
Operand	ACx, ACy, SHIFTW, Smem				
Descrip	ion This instruction performs an addition	operation b	etwee	n an ac	cumulator

content ACx and the content of a memory (Smem) location shifted by the 6-bit value, SHIFTW:

ACy = ACx + (Smem << #SHIFTW)

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ Input operands are extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD Affects ACOVy, CARRY

> This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

#### **Example**

Repeat

Syntax	Description
ADD uns(*AR3) << #31, AC1, AC0	The unsigned content addressed by AR3 shifted left by 31 bits is
	added to the content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[14]	ADD dbl(Lme	m), [A	ACx,] ACy			No	3	1	Х	
Opcode					1110	1101 AAA	A AA.	AI SSD	D 000n	
Operand	ds	AC	x, ACy, Li	mem						
Descrip	tion			tion performs an and the content		•			cumulator	
		ACy = ACx + dbl(Lmem)								
		☐ The data memory operand dbl(Lmem) addresses are aligned:								
				mem address is ificant word = Lm		most significa	ant wo	ord = Lm	em, least	
				mem address is ificant word = Lm		nost significa	int wo	rd = Lm	em, least	
		☐ The operation is performed on 40 bits in the D-unit ALU.						LU.		
			Input op	erands are sign e	extended	to 40 bits ac	cordin	g to SXM	D.	
			Overflow	detection and C	ARRY s	tatus bit depe	ends or	n M40.		
			When ar	n overflow is dete	cted, the	accumulator	is satı	urated ac	cording to	
		Compatibility with C54x devices (C54CM = 1)								
		Wł	nen this in	struction is execu	uted with	M40 = 0, coi	mpatib	ility is en	sured.	
Status E	Bits	Aff	ected by	M40, SATD,	SXMD					
		Aff	ects	ACOVy, CAR	RY					

# Example

Repeat

Syntax	Description
	The content (long word) addressed by AR3 and AR3 + 1 is added to the content of AC1 and the result is stored in AC0. Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

This instruction can be repeated.

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[15]	ADD Xmem, Ymem, ACx	No	3	1	Χ

# **Opcode**

1000 0001 XXXM MMYY YMMM 00DD

#### **Operands**

ACx, Xmem, Ymem

### Description

This instruction performs an addition operation between the content of data memory operand Xmem shifted left 16 bits, and the content of data memory operand Ymem shifted left 16 bits:

$$ACx = (Xmem << #16) + (Ymem << #16)$$

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVx, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
ADD *AR3, *AR4, AC0	The content addressed by AR3 shifted left by 16 bits is added to the content
	addressed by AR4 shifted left by 16 bits and the result is stored in AC0.

# **Syntax Characteristics**

No	Syntox					Parallel Enable Bit	Size	Cycles	Dinalina
No. [16]	Syntax ADD K16, Sm	am				No	Size 4	Cycles 1	Pipeline X
[10]	<b>ADD</b> 1010, 511					140		'	
Opcode				1111	0111 AAAA	AAAI KKK	K KK	KK KKK	K KKKK
Operan	ds	K1	6, Smem						
Descrip	tion			•	ns an addition content of a m	•			oit signed
		Sme	em = Smem	+ K16					
			The operat	tion is per	formed on 40	bits in the D-	unit Al	_U.	
					sign extende the MSBs bef			ding to S	XMD and
					detected at bit low status bit	•		erflow is	detected,
			Addition ca	arry repor	t in CARRY st	atus bit is ext	racted	at bit po	sition 31.
					n overflow is on	•			
		Со	mpatibility	with C54	x devices (C	54CM = 1)			
		Wh	nen this instr	ruction is	executed with	M40 = 0, cor	mpatib	ility is en:	sured.
Status I	Bits	Aff	ected by	SATD, S	SXMD				
		Aff	ects	ACOV0	, CARRY				
Repeat		This instruction cannot be repeated when using the *(#k23) absolute ading mode to access the memory operand (Smem); when using other additional transfer of the state of the s							

# **Example**

Syntax	Description
ADD #FFFFh, *AR3	The content addressed by AR3 is added to a signed 16-bit value and the result is
	stored back into the location addressed by AR3.

ing modes, this instruction can be repeated.

# ADD

#### **Dual 16-Bit Additions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD dual(Lmem), [ACx, ]ACy	No	3	1	Х
[2]	ADD dual(Lmem), Tx, ACx	No	3	1	X

**Description** These instructions perform two paralleled addition operations in one cycle.

> The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

**Status Bits** Affected by C54CM, SATD, SXMD Affects ACOVx, ACOVy, CARRY

See Also See the following other related instructions:

- ☐ ADD (Addition)
- ☐ ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)
- ☐ ADDSUB (Dual 16-Bit Addition and Subtraction)
- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)

#### **Dual 16-Bit Additions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD dual(Lmem), [ACx, ]ACy	No	3	1	Х

#### Opcode

1110 1110 AAAA AAAI SSDD 000x

#### **Operands**

ACx, ACy, Lmem

#### **Description**

This instruction performs two paralleled addition operations in one cycle:

$$HI(ACy) = HI(Lmem) + HI(ACx)$$
  
::  $LO(ACy) = LO(Lmem) + LO(ACx)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVy) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

**Status Bits** Affected by C54CM, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
ADD dual(*AR3), AC1, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of AC1(39–16) is added to the content addressed by AR3 and the result is stored in AC0(39–16). The content of AC1(15–0) is added to the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

#### **Dual 16-Bit Additions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ADD dual(Lmem), Tx, ACx	No	3	1	Х

#### Opcode

1110 1110 AAAA AAAI ssDD 100x

#### **Operands**

ACx, Lmem, Tx

#### Description

This instruction performs two paralleled addition operations in one cycle:

$$HI(ACx) = HI(Lmem) + Tx$$
  
::  $LO(ACx) = LO(Lmem) + Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

**Status Bits** Affected by C54CM, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
ADD dual(*AR3), T0, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is added to the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is added to the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

### ADD::MOV

#### Addition with Parallel Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	No	4	1	Х

#### Opcode

1000 0111 XXXM MMYY YMMM SSDD 100x xxxx

#### **Operands**

ACx, ACy, T2, Xmem, Ymem

#### Description

This instruction performs two operations in parallel, addition and store:

$$ACy = ACx + (Xmem << #16)$$
  
::  $Ymem = HI(ACy << T2)$ 

The first operation performs an addition between an accumulator content ACx and the content of data memory operand Xmem shifted left by 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.
- When an overflow is detected, the accumulator is saturated according to SATD.

The second operation shifts the accumulator ACy by the content of T2 and stores ACy(31–16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- ☐ After the shift, the high part of the accumulator, ACy(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

**Status Bits** Affected by C54CM, M40, SATD, SXMD Affects ACOVy, CARRY Repeat This instruction can be repeated. See Also See the following other related instructions: ☐ ADD (Addition) □ SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)

Syntax	Description
ADD *AR3 << #16, AC1, AC0 :: MOV HI(AC0 << T2), *AR4	Both instructions are performed in parallel. The content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0. The content of AC0 is shifted by the content of T2, and
	AC0(31–16) is stored at the address of AR4.

#### **ADDSUB**

#### Dual 16-Bit Addition and Subtraction

### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUB Tx, Smem, ACx	No	3	1	Х
[2]	ADDSUB Tx, dual(Lmem), ACx	No	3	1	X

### Description

These instructions performs two paralleled arithmetical operations in one

cycle, an addition and subtraction.

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

**Status Bits** 

Affected by C54CM, SATD, SXMD

Affects ACOVx, ACOVy, CARRY

See Also

See the following other related instructions:

- ☐ ADD (Addition)
- ☐ ADD (Dual 16-Bit Additions)
- ☐ SUB (Dual 16-Bit Subtractions)
- ☐ SUB (Subtraction)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)

#### Dual 16-Bit Addition and Subtraction

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUB Tx, Smem, ACx	No	3	1	Х

#### **Opcode**

| 1101 | 1110 | AAAA | AAAI | ssDD | 1000

#### **Operands**

ACx, Smem, Tx

#### Description

This instruction performs two paralleled arithmetical operations in one cycle, an addition and subtraction:

$$HI(ACx) = Smem + Tx$$
  
::  $LO(ACx) = Smem - Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand Smem:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
ADDSUB T1, *AR1, AC1	Both instructions are performed in parallel. The content addressed by AR1 is added to the content of T1 and the result is stored in AC1(39–16). The duplicated content of T1 is subtracted from the duplicated content addressed by AR1 and the result is stored in AC1(15–0).

Before				After				
AC1	00	2300	0000	AC1	00	2300	A300	
T1			4000	T1			4000	
AR1			0201	AR1			0201	
201			E300	201			E300	
SXMD			1	SXMD			1	
M40			1	M40			1	
ACOV0			0	ACOV0			0	
CARRY			0	CARRY			1	

#### Dual 16-Bit Addition and Subtraction

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ADDSUB Tx, dual(Lmem), ACx	No	3	1	Χ

#### **Opcode**

1110 1110 AAAA AAAI ssDD 110x

# Operands

ACx, Lmem, Tx

#### Description

This instruction performs two paralleled arithmetical operations in one cycle, an addition and subtraction:

$$HI(ACx) = HI(Lmem) + Tx$$
  
::  $LO(ACx) = LO(Lmem) - Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
ADDSUB T0, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is added to the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is subtracted from the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

#### **ADDSUBCC**

#### Addition or Subtraction Conditionally

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUBCC Smem, ACx, TC1, ACy		No	3	1	Х
[2]	ADDSUBCC Smem, ACx, TC2, ACy		No	3	1	X
Opcode	e TC1	1101	1110 AA	AA AA	AAI SSI	DD 0000

#### **Operands**

ACx, ACy, Smem, TCx

TC2

### **Description**

This instruction evaluates the selected TCx status bit and based on the result of the test, either an addition or a subtraction is performed. Evaluation of the condition on the TCx status bit is performed during the Execute phase of the instruction.

1101 1110 AAAA AAAI SSDD 0001

TC1 or TC2	Operation
0	ACy = ACx - (Smem << #16)
1	ACy = ACx + (Smem << #16)

 $\Box$  **TCx = 0**, then ACy = ACx – (Smem << #16):

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from accumulator ACx and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.
- $\Box$  **TCx = 1**, then ACy = ACx + (Smem << #16):

This instruction performs an addition operation between accumulator ACx and the content of a memory (Smem) location shifted left by 16 bits and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.

- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD, TCx

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)

#### Example 1

Syntax	Description
	If TC1 = 1, the content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0. If TC1 = 0, the content addressed by AR3 shifted left by 16 bits is subtracted from the content of AC1 and the result is stored in AC0.

Syntax	Description
ADDSUBCC *AR1, AC0, TC2, AC1	TC2 = 1, the content addressed by AR1 shifted left by 16 bits is added to the content of AC0 and the result is stored in AC1. The result generated an overflow and a carry.

Before				After				
AC0	00 E	C00	0000	AC0	00	EC00	0000	
AC1	00 00	000	0000	AC1	01	1F00	0000	
AR1			0200	AR1			0200	
200			3300	200			3300	
TC2			1	TC2			1	
SXMD			0	SXMD			0	
M40			0	M40			0	
ACOV1			0	ACOV1			1	
CARRY			0	CARRY			1	

#### **ADDSUBCC**

Addition, Subtraction, or Move Accumulator Content Conditionally

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUBCC Smem, ACx, TC1, TC2, ACy	No	3	1	Х

#### Opcode

| 1101 1110 | AAAA AAAI | SSDD 0010

#### **Operands**

ACx, ACy, Smem, TC1, TC2

#### Description

This instruction evaluates the TCx status bits and based on the result of the test, an addition, a subtraction, or a move is performed. Evaluation of the condition on the TCx status bits is performed during the Execute phase of the instruction.

TC1	TC2	Operation
0	0	ACy = ACx - (Smem << #16)
0	1	ACy = ACx
1	0	ACy = ACx + (Smem << #16)
1	1	ACy = ACx

#### $\Box$ **TC2 = 1**, then ACy = ACx:

This instruction moves the content of ACx to ACy.

- The 40-bit move operation is performed in the D-unit ALU.
- During the 40-bit move operation, an overflow is detected according to M40:
  - the destination accumulator overflow status bit (ACOVy) is set.
  - the destination register (ACy) is saturated according to SATD.
- $\Box$  **TC1 = 0 and TC2 = 0**, then ACy = ACx (Smem << #16):

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from accumulator ACx and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

 $\Box$  TC1 = 1 and TC2 = 0, then ACy = ACx + (Smem << #16):

This instruction performs an addition operation between accumulator ACx and the content of a memory (Smem) location shifted left by 16 bits and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD, TC1, TC2

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)

Syntax	Description
ADDSUBCC *AR3, AC1, TC1, TC2, AC0	If TC2 = 1, the content of AC1 is stored in AC0. If TC2 = 0 and TC1 = 1, the content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0. If TC2 = 0 and TC1 = 0, the content addressed by AR3 shifted left by 16 bits is subtracted from the content of AC1 and the result is stored in AC0.

### ADDSUB2CC

#### Addition or Subtraction Conditionally with Shift

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy	No	3	1	Х

#### Opcode

1101 1101 AAAA AAAI SSDD ss10

#### **Operands**

ACx, ACy, Tx, Smem, TC1, TC2

#### Description

This instruction evaluates the TC1 status bit and based on the result of the test. either an addition or a subtraction is performed; this instruction evaluates the TC2 status bit and based on the result of the test, either a shift left by 16 bits or the content of Tx is performed. Evaluation of the condition on the TCx status bits is performed during the Execute phase of the instruction.

TC1	TC2	Operation
0	0	ACy = ACx - (Smem << Tx)
0	1	ACy = ACx - (Smem << #16)
1	0	ACy = ACx + (Smem << Tx)
1	1	ACy = ACx + (Smem << #16)

 $\Box$  **TC1 = 0 and TC2 = 0**, then ACy = ACx – (Smem << Tx):

This instruction subtracts the content of a memory (Smem) location shifted left by the content of Tx from an accumulator ACx and stores the result in accumulator ACy.

 $\Box$  **TC1 = 0 and TC2 = 1**, then ACy = ACx – (Smem << #16):

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from an accumulator ACx and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit shifter.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- When an overflow is detected, the accumulator is saturated according to SATD.

 $\Box$  **TC1 = 1 and TC2 = 0**, then ACy = ACx + (Smem << Tx):

This instruction performs an addition operation between an accumulator ACx and the content of a memory (Smem) location shifted left by the content of Tx and stores the result in accumulator ACy.

 $\Box$  TC1 = 1 and TC2 = 1, then ACy = ACx + (Smem << #16):

This instruction performs an addition operation between an accumulator ACx and the content of a memory (Smem) location shifted left by 16 bits and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit shifter.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1:

- An intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.
- ☐ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within –32 to +31. When the value is between –32 to –17, a modulo 16 operation transforms the shift quantity to within –16 to –1.

Status Bits Affected by C54CM, M40, SATD, SXMD, TC1, TC2

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)

Syntax	Description
ADDSUB2CC *AR2, AC0, T1, TC1, TC2, AC2	TC1 = 1 and TC2 = 0, the content addressed by AR2 shifted left by the content of T1 is added to the content of AC0 and the result is stored in AC2. The result generated an overflow.

Before				After			
AC0	00	EC00	0000	AC0	0.0	EC00	0000
AC2	00	0000	0000	AC2	0.0	EC00	CC00
AR2			0201	AR2			0201
201			3300	201			3300
T1			0002	T1			0002
TC1			1	TC1			1
TC2			0	TC2			0
M40			0	M40			0
ACOV2			0	ACOV2			1
CARRY			0	CARRY			0

# **ADDV**

# Addition with Absolute Value

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	ADD[R]V [ACx,	] AC	у		Yes	2	1	Х		
Opcode					010	1 01	0E DDS	S 000%		
Operan	ds	AC	x, ACy							
Description			This instruction computes the absolute value of accumulator ACx and adds the result to accumulator ACy. This instruction is performed in the D-unit MAC:							
		ACy = (ACy +  ACx )								
			☐ The absolute value of accumulator ACx is computed by multiplying ACx(32–16) by 00001h or 1FFFFh depending on bit 32 of the source accumulator.							
			☐ If FRCT = 1, the absolute value is multiplied by 2.							
			Rounding is performed according to RDM, if the optional R keyword applied to the instruction.					eyword is		
			Addition overflow detection depends on M40. If an overflow is detected the destination accumulator overflow status bit (ACOVy) is set.							
			■ When an addition overflow is detected, the accumulator is satura according to SATD.					saturated		
			☐ The result of the absolute value of the higher part of ACx is in the lower part of ACy.					the lower		
		Compatibility with C54x devices (C54CM = 1)								
		When this instruction is executed with M40 = 0, compatibility is ensured.					sured.			
Status E	Bits	Aff	ected by	FRCT, M40, RDM,	SATD, SMUL					
		Affects		ACOVy						

This instruction can be repeated.

Repeat

See Also	See the following other related instructions:
	☐ ABS (Absolute Value)
	☐ ADD (Addition)
	☐ ADDSUBCC (Addition or Subtraction Conditionally)
	☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
	☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
_	

Syntax	Description
ADDV AC1, AC0	The absolute value of AC1 is added to the content of AC0 and the result is stored in AC0.

## **AMAR**

# Modify Auxiliary Register Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Smem	No	2	1	AD

Opcode | 1011 0100 | AAAA AAAI

**Operands** Smem

**Description** This instruction performs, in the A-unit address generation units, the auxiliary

register modification specified by Smem as if a word single data memory operand access was made. The operation is performed in the address phase

of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management

controls the result stored in the destination register.

Compatibility with C54x devices (C54CM = 1)

In the translated code section, the AMAR() instruction must be executed with

C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03  $\,$ 

as the circular buffer size register; BK47 is not used.

Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

AMAR *AR3+	The content of AR3 is incremented by 1.
Syntax	Description
Example	
	☐ ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)
	☐ AMOV (Modify Auxiliary or Temporary Register Content)
	☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
	<ul> <li>AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)</li> </ul>
	<ul> <li>AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)</li> </ul>
	☐ AMAR (Parallel Modify Auxiliary Register Contents)
	☐ AMAR (Modify Extended Auxiliary Register Content)
	☐ AADD (Modify Auxiliary or Temporary Register Content by Addition)
See Also	See the following other related instructions:

#### **AMAR**

# Modify Extended Auxiliary Register Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Smem, XAdst	No	3	1	AD

Opcode

| 1110 | 1100 | AAAA | AAAI | XDDD | 1110

**Operands** 

Smem, XAdst

Description

This instruction computes the effective address specified by the Smem operand field and modifies the 23-bit destination register (XARx, XSP, XSSP, XDP, or XCDP). This operation is completed in the address phase of the pipeline by the A-unit address generator. Data memory is not accessed.

The premodification or postmodification of the auxiliary register (ARx), the use of port(#K), and the use of the port(Smem) qualifier is not supported for this instruction. The use of auxiliary register offset operations is supported. If the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management also controls the result stored in XAdst.

**Status Bits** 

Affected by ST2 55

Affects

Repeat

This instruction can be repeated.

none

See Also

See the following other related instructions:

- AMAR (Modify Auxiliary Register Content)
- ☐ AMOV (Load Extended Auxiliary Register with Immediate Value)
- MOV (Load Extended Auxiliary Register from Memory)
- ☐ MOV (Move Extended Auxiliary Register Content)
- ☐ MOV (Store Extended Auxiliary Register Content to Memory)

Syntax	Description
AMAR *AR1, XAR0	The content of AR1 is loaded into XAR0.

# **AMAR**

# Parallel Modify Auxiliary Register Contents

# **Syntax Characteristics**

No.	Syntax			Parallel Enable B	it Size	Cycles	Pipeline
[1]	AMAR Xmem	n, Ymem, Cmem		No	4	1	Χ
Opcod	e		1000 0101	XXXM MMYY Y	MMM 1	Omm xxx	xxxx
Operar	nds	Cmem, Xmem	, Ymem				
Descri	ption		•	ee parallel modi uxiliary register m	-		, ,
		the conten	t of data memo	ry operand Xmem			
		the content of data memory operand Ymem					
		_	nt of a data me addressing mo	emory operand C de	mem, a	ddressed	using the
Status Bits Affected by		none					
		Affects	none				
Repeat	t	This instruction	can be repeat	ed.			
See Al	so	See the followi	ng other related	d instructions:			
		☐ AMAR (Mo	dify Auxiliary R	egister Content)			
		☐ AMAR (Mo	dify Extended	Auxiliary Register	Content)	)	
_	_						

Syntax	Description
AMAR *AR3+, *AR4-, *CDP	AR3 is incremented by 1. AR4 is decremented by 1. CDP is not modified.

# AMAR::MAC

Modify Auxiliary Register Content with Parallel Multiply and Accumulate

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	No	4	1	Х
[2]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	No	4	1	Х
Descri	ption These instructions perform two para	allel operation	ons in	one cyc	ele: modify

auxiliary register (MAR), and multiply and accumulate (MAC). The operations

are executed in the two D-unit MACs.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**See Also** See the following other related instructions:

- ☐ AMAR (Modify Auxiliary Register Content)
- ☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
- AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)

#### Modify Auxiliary Register Content with Parallel Multiply and Accumulate

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	No	4	1	Х

#### **Opcode**

1000 0011 XXXM MMYY YMMM 11mm uuxx DDg%

## **Operands**

ACx, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR), and multiply and accumulate (MAC):

```
mar(Xmem)
:: ACx = ACx + (Ymem * Cmem)
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.

When an overflow is detected, the accumulator is saturated according to SATD.
 This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
 For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
AMAR *AR3+ :: MAC uns(*AR4), uns(*CDP), AC0	Both instructions are performed in parallel. AR3 is incremented by 1. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 and the result is stored in AC0.

## Modify Auxiliary Register Content with Parallel Multiply and Accumulate

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	No	4	1	Х

#### Opcode

1000 0100 XXXM MMYY YMMM 01mm uuxx DDg%

#### **Operands**

ACx, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR), and multiply and accumulate (MAC):

```
mar(Xmem)
:: ACx = (ACx >> #16) + (Ymem * Cmem)
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
- ☐ For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
AMAR *AR2+ :: MAC uns(*AR1), uns(*CDP), AC0 >> #16	Both instructions are performed in parallel. AR2 is incremented by 1. The unsigned content addressed by AR1 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 shifted right by 16 bits and the result is stored in AC0. An overflow is detected in AC0.

Before				After			
AC0	00	6900	0000	AC0	00	95C0	9200
AC1	00	0023	0000	AC1	00	0023	0000
*AR1			EF00	*AR1			EF00
AR2			0201	AR2			0202
*CDP			A067	*CDP			A067
ACOV0			0	ACOV0			1
ACOV1			0	ACOV1			0
CARRY			0	CARRY			0
M40			0	M40			0
FRCT			0	FRCT			0
SATD			0	SATD			0

## AMAR::MAS

Modify Auxiliary Register Content with Parallel Multiply and Subtract

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], AC	No	4	1	Х

#### **Opcode**

1000 0101 XXXM MMYY YMMM 00mm uuxx DDg%

## **Operands**

ACx, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR), and multiply and subtract (MAS):

```
mar(Xmem)
:: ACx = ACx - (Ymem * Cmem)
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.

SATD.
This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.
ch data flow can also disable the usage of the corresponding MAC unit, ile allowing the modification of auxiliary registers in the three address

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ AMAR (Modify Auxiliary Register Content)

generation units through the following instructions:

- ☐ AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)
- ☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
- ☐ MAS (Multiply and Subtract)

Syntax	Description
AMAR *AR3+ :: MAS uns(*AR4), uns(*CDP), AC0	Both instructions are performed in parallel. AR3 is incremented by 1. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0 and the result is stored in AC0.

## AMAR::MPY

## Modify Auxiliary Register Content with Parallel Multiply

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	No	4	1	Х

#### Opcode

| 1000 0010 | XXXM MMYY | YMMM 11mm | uuxx DDg%

#### **Operands**

ACx, Cmem, Xmem, Ymem

#### Description


This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR) and multiply:

```
mar(Xmem)
:: ACx = Ymem * Cmem
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.



Syntax	Description
AMAR *AR3+	Both instructions are performed in parallel. AR3 is incremented by
:: MPY uns(*AR4), uns(*CDP), AC0	The unsigned content addressed by AR4 is multiplied by the
	unsigned content addressed by the coefficient data pointer register
	(CDP) and the result is stored in AC0.

# **AMOV**

# Load Extended Auxiliary Register with Immediate Value

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMOV k23, XAdst	No	6	1	AD

**Opcode** | 1110 1100 | AAAA AAAI | 0DDD 1110

Operands k23, XAdst

**Description** This instruction loads a 23-bit unsigned constant (k23) into the 23-bit

destination register (XARx, XSP, XSSP, XDP, or XCDP):

XAdst = k23

This operation is completed in the address phase of the pipeline by the A-unit

address generator. Data memory is not accessed.

The premodification or postmodification of the auxiliary register (ARx), the use of port(#K), and the use of the port(Smem) qualifier is not supported for this instruction. The use of auxiliary register offset operations is supported. If the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular

buffer management also controls the result stored in XAdst.

Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ AMAR (Modify Extended Auxiliary Register Content)
- ☐ MOV (Move Extended Auxiliary Register Content)
- ☐ MOV (Store Extended Auxiliary Register Content to Memory)

Syntax	Description
AMOV #7FFFFFh, XAR0	The 23-bit value (7FFFFFh) is loaded into XAR0.

# **AMOV**

# Modify Auxiliary or Temporary Register Content

# **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	AMOV TAx, TAy	No	3	1	AD
[2]	AMOV P8, TAx	No	3	1	AD
[3]	AMOV D16, TAx	No	4	1	AD

Description	These instructions perform, in the A-unit address generation units:
	<ul> <li>a move from auxiliary or temporary register TAx to auxiliary or temporary register TAy</li> </ul>
	<ul> <li>a load in the auxiliary or temporary registers TAx of a program address defined by a program address label assembled into P8</li> </ul>
	<ul> <li>a load in the auxiliary or temporary registers TAx of the absolute data address signed constant D16</li> </ul>
	The operation is performed in the address phase of the pipeline, however data memory is not accessed.
Status Bits	Affected by none
	Affects none
See Also	See the following other related instructions:
	☐ AADD (Modify Auxiliary or Temporary Register Content by Addition)
	☐ AMAR (Modify Auxiliary Register Content)
	☐ AMAR (Modify Extended Auxiliary Register Content)
	☐ ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)
	☐ MOV (Load Auxiliary or Temporary Register from Memory)

# Modify Auxiliary or Temporary Register Content

# **Syntax Characteristics**

					Parallel			
No.	Syntax				Enable Bit	Size	Cycles	Pipeline
[1]	AMOV TAx, TA	y			No	3	1	AD
Opcod	е			0001	010E FSS	SS xx	xx FDD	D 0001
				0001	010E FSS	S xx	xx FDD	D 1001
		The assemble paralleled pair.	r selects the opc	ode de	pending on tl	ne inst	ruction po	osition in a
Operar	nds	TAx, TAy						
Descri	This instruction performs, in the A-unit address generation units, a move the auxiliary or temporary register TAx to auxiliary or temporary regist The operation is performed in the address phase of the pipeline; however memory is not accessed.					gister TAy.		
Status	Bits	Affected by	none					
		Affects	none					
Repeat	t	This instruction	n can be repeate	ed.				
Fyamn	alo 1							

# Example 1

Syntax	Description
AMOV AR1, AR0	The content of AR1 is copied to AR0.

Syntax	Description
AMOV T1, T0	The content of T1 is copied to T0.

# Modify Auxiliary or Temporary Register Content

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AMOV P8, TAx	No	3	1	AD

 Opcode
 0001
 010E
 PPPP
 PPPP
 FDDD
 0101

 0001
 010E
 PPPP
 PPPP
 FDDD
 1101

The assembler selects the opcode depending on the instruction position in a

paralleled pair.

Operands TAx, P8

**Description** This instruction performs, in the A-unit address generation units, a load in the

auxiliary or temporary registers TAx of a program address defined by a program address label assembled into P8. The operation is performed in the

address phase of the pipeline; however, data memory is not accessed.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Example 1

Syntax	Description
AMOV #255, AR0	The unsigned 8-bit value (255) is copied to AR0.

Syntax	Description
AMOV #255, T0	The unsigned 8-bit value (255) is copied to T0.

# Modify Auxiliary or Temporary Register Content

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[3]	AMOV D16, TA	Ах			No	4	1	AD
Opcode	e		0111	0111 DDDD	DDDD DDI	DD DD	DD FDD	D xxxx
Operan	ds	TAx, D16						
Description		auxiliary or to constant D16.	emporary The ope	ns, in the A-unit registers TAx ration is perform is not accesse	of the absoned in the add	lute da	ata addre	ss signed
Status	Bits	Affected by	none					
		Affects	none					
Repeat		This instruction	n can be	repeated.				

Syntax	Description
AMOV #FFFFh, T1	The address FFFFh is copied to T1.

# AND

Bitwise AND

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AND src, dst	Yes	2	1	Х
[2]	AND k8, src, dst	Yes	3	1	X
[3]	AND k16, src, dst	No	4	1	X
[4]	AND Smem, src, dst	No	3	1	X
[5]	AND ACx << #SHIFTW[, ACy]	Yes	3	1	Х
[6]	<b>AND</b> k16 << <b>#16</b> , [ACx,] ACy	No	4	1	X
[7]	AND k16 << #SHFT, [ACx,] ACy	No	4	1	X
[8]	AND k16, Smem	No	4	1	Х

Description	These instructions perform a bitwise AND operation:					
	☐ In the D-unit, if the destination operand is an accumulator.					
	☐ In the A-unit ALU, if the destination operand is an auxiliary or temporary register.					
	☐ In the A-unit ALU, if the destination operand is the memory.					
Status Bits	Affected by C54CM					
	Affects none					
See Also	See the following other related instructions:					
	☐ BAND (Bitwise AND Memory with Immediate Value and Compare to Zero					
	☐ OR (Bitwise OR)					
	☐ XOR (Bitwise Exclusive OR)					

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AND src, dst	Yes	2	1	Х

# **Opcode**

0010 100E FSSS FDDD

**Operands** 

dst, src

**Description** 

This instruction performs a bitwise AND operation between two registers:

dst = dst & src

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
AND AC0, AC1	The content of AC0 is ANDed with the content of AC1 and the result is stored in AC1.

Before				After			
AC0	7E	2355	4FC0	AC0	7E	2355	4FC0
AC1	0F	E340	5678	AC1	0E	2340	4640

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AND k8, src, dst	Yes	3	1	Χ

# Opcode

0001 100E kkkk kkkk FDDD FSSS

**Operands** 

dst, k8, src

Description

This instruction performs a bitwise AND operation between a source (src) register content and an 8-bit value, k8:

dst = src & k8

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

Status Bits

Affected by none

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
AND #FFh, AC1, AC0	The content of AC1 is ANDed with the unsigned 8-bit value (FFh) and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	AND k16, src, dst	No	4	1	Χ

# Opcode

0111 1101 kkkk kkkk kkkk kkkk FDDD FSSS

#### **Operands**

dst, k16, src

# Description

This instruction performs a bitwise AND operation between a source (src) register content and a 16-bit unsigned constant, k16:

dst = src & k16

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by

> Affects none

Repeat

This instruction can be repeated.

none

Syntax	Description
AND #FFFFh, AC1, AC0	The content of AC1 is ANDed with the unsigned 16-bit value (FFFFh) and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	AND Smem, src, dst	No	3	1	X

# Opcode

1101 1001 AAAA AAAI FDDD FSSS

**Operands** 

dst, Smem, src

Description

This instruction performs a bitwise AND operation between a source (src) register content and a memory (Smem) location:

dst = src & Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects

none

# Repeat

This instruction can be repeated.

Syntax	Description
AND *AR3, AC1, AC0	The content of AC1 is ANDed with the content addressed by AR3 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[5]	AND ACx << #SHIFTW[, ACy]		Yes	3	1	Х
Opcod	le	0001	000E DDS	s 00	00   xxS	SH IFTW

# **Operands**

ACx, ACy, SHIFTW

#### Description

This instruction performs a bitwise AND operation between an accumulator (ACy) content and an accumulator (ACx) content shifted by the 6-bit value, SHIFTW:

ACy = ACy & (ACx <<< #SHIFTW)

- ☐ The shift and AND operations are performed in one cycle in the D-unit shifter.
- Input operands are zero extended to 40 bits.
- The input operand (ACx) is shifted by a 6-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the intermediary logical shift is performed as if M40 is locally set to 1. The 8 upper bits of the 40-bit intermediary result are not cleared.

#### **Status Bits**

Affected by C54CM

Affects none

## Repeat

This instruction can be repeated.

Syntax	Description
,	The content of AC0 is ANDed with the content of AC1 logically shifted left by 30 bits and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	<b>AND</b> k16 <b>&lt;&lt; #16,</b> [ACx,] ACy	No	4	1	Х

Operands ACx, ACy, k16

**Description** This instruction performs a bitwise AND operation between an accumulator

(ACx) content and a 16-bit unsigned constant, k16, shifted left by 16 bits:

ACy = ACx & (k16 <<< #16)

☐ The operation is performed on 40 bits in the D-unit ALU.

☐ Input operands are zero extended to 40 bits.

☐ The input operand (k16) is shifted 16 bits to the MSBs.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
AND #FFFFh << #16, AC1, AC0	The content of AC1 is ANDed with the unsigned 16-bit value (FFFFh)
	logically shifted left by 16 bits and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	AND k16 << #SHFT, [ACx,] ACy	No	4	1	Χ

## Opcode

0111 0010 kkkk kkkk kkkk kkkk SSDD SHFT

# **Description**

**Operands** 

This instruction performs a bitwise AND operation between an accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by the 4-bit value, SHFT:

ACy = ACx & (k16 <<< #SHFT)

ACx, ACy, k16, SHFT

- ☐ The shift and AND operations are performed in one cycle in the D-unit shifter.
- ☐ Input operands are zero extended to 40 bits.
- The input operand (k16) is shifted by a 4-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

This instruction can be repeated.

Syntax	Description
AND #FFFFh << #15, AC1, AC0	The content of AC1 is ANDed with the unsigned 16-bit value (FFFFh)
	logically shifted left by 15 bits and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	AND k16, Smem	No	4	1	Х

Opcode 1111 0100 AAAA AAAI kkkk kkkk kkkk

Operands k16, Smem

**Description** This instruction performs a bitwise AND operation between a memory (Smem)

location and a 16-bit unsigned constant, k16.

Smem = Smem & k16

☐ The operation is performed on 16 bits in the A-unit ALU.

☐ The result is stored in memory.

Status Bits Affected by none

Affects none

Repeat This instruction cannot be repeated when using the \*(#k23) absolute address-

ing mode to access the memory operand (Smem); when using other address-

ing modes, this instruction can be repeated.

# Example

Syntax	Description
AND #0FC0, *AR1	The content addressed by AR1 is ANDed with the unsigned 16-bit value (FC0h) and the result is stored in the location addressed by AR1.

**Before After** \*AR1 5678 \*AR1 0640

# **ASUB**

# Modify Auxiliary or Temporary Register Content by Subtraction

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ASUB TAx, TAy	No	3	1	AD
[2]	ASUB P8, TAx	No	3	1	AD

Description	These instructions perform, in the A-unit address generation units:
	<ul> <li>a subtraction between two auxiliary or temporary registers, TAy and TAx, and stores the result in TAy</li> </ul>
	a subtraction between the auxiliary or temporary registers TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx
	The operation is performed in the address phase of the pipeline, however data memory is not accessed.
	If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2_55 is set to 1, the circular buffer management controls the result stored in the destination register.
Status Bits	Affected by ST2_55
	Affects none
See Also	See the following other related instructions:
	☐ AADD (Modify Auxiliary or Temporary Register Content by Addition)
	☐ AMAR (Modify Auxiliary Register Content)
	☐ AMAR (Modify Extended Auxiliary Register Content)

☐ AMOV (Modify Auxiliary or Temporary Register Content)

# Modify Auxiliary or Temporary Register Content by Subtraction

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable B		Cycles	Pipeline
[1]	ASUB TAx, TAy		No	3	1	AD
Opcode	9	0001	010E   F	SSS xx	xx   FDD	D 0010
		0001	010E F	SSS xx	xx FDD	D 1010

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### Operands

TAx, TAy

## **Description**

This instruction performs, in the A-unit address generation units, a subtraction between two auxiliary or temporary registers, TAy and TAx, and stores the result in TAy. The content of TAx is considered signed:

$$TAy = TAy - TAx$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the ASUB instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

# Example 1

cription
signed content of T0 is subtracted from the content of AR0 and the result is stored in

Before		After	
XAR0	01 8000	XAR0	01 0000
T0	8000	T0	8000

	Syntax	Description
Ī	ASUB T1, T0	The content of T1 is subtracted from the content of T0 and the result is stored in T0.

# Modify Auxiliary or Temporary Register Content by Subtraction

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ASUB P8, TAx		No	3	1	AD
Opcod	e	0001	010E PPF	P PP	PP FDD	D 0110
		0001	010E PPF	P PP	PP FDD	D 1110

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### **Operands**

TAx, P8

### Description

This instruction performs, in the A-unit address generation units, a subtraction between the auxiliary or temporary register TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx:

$$TAx = TAx - P8$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the ASUB instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

#### **Status Bits**

Affected by ST2\_55

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
ASUB #255, AR0	The unsigned 8-bit value (255) is subtracted from the signed content of AR0 and
	the result is stored in AR0.



# **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	<b>B</b> ACx	No	2	10	X
[2]	<b>B</b> L7	Yes	2	6†	AD
[3]	<b>B</b> L16	Yes	3	6†	AD
[4]	<b>B</b> P24	No	4	5	D

<sup>†</sup> This instruction executes in 3 cycles if the addressed instruction is in the instruction buffer unit.

Description This instruction branches to a 24-bit program address defined by the content

of the 24 lowest bits of an accumulator (ACx), or to a program address defined

by the program address label assembled into Lx or P24.

These instructions cannot be repeated.

**Status Bits** Affected by none

> Affects none

See Also See the following other related instructions:

- ☐ BCC (Branch Conditionally)
- □ BCC (Branch on Auxiliary Register Not Zero)
- □ BCC (Compare and Branch)
- □ CALL (Call Unconditionally)

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>B</b> ACx	No	2	10	Χ

1001 0001 xxxx xxSS Opcode

**Operands** ACx

**Description** This instruction branches to a 24-bit program address defined by the content

of the 24 lowest bits of an accumulator (ACx).

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated.

# **Example**

Syntax	Description
B AC0	Program control is passed to the program address defined by the content of AC0(23–0).

Before After AC0 AC0 00 0000 403D 00 0000 403D PC 001F0A PC 00403D

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[2]	<b>B</b> L7	Yes	2	6	AD
[3]	<b>B</b> L16	Yes	3	6	AD

<sup>†</sup> Executes in 3 cycles if the addressed instruction is in the instruction buffer unit.

0100 101E OLLL LLLL **Opcode** ь7

> 0000 011E LLLL LLLL LLLL LLLL L16

**Operands** Lx

**Description** This instruction branches to a program address defined by a program address

label assembled into Lx.

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated.

# **Example**

Syntax	Description
B branch	Program control is passed to the absolute address defined by branch.

B branch address: 004044 MOV #1, AC0 006047 branch MOV #0, AC0

Before After PC 004042 PC 006047 00 0000 0001 AC0 00 0000 0000

AC0

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	<b>B</b> P24	No	4	5	D

Operands P24

**Description** This instruction branches to a program address defined by a program address

label assembled into P24.

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated.

# **Example**

Syntax	Description
B branch	Program control is passed to the absolute address defined by branch.

Before After

PC 004042 PC 006047 AC0 00 0000 0001 AC0 00 0000 0000

### **BAND**

### Bitwise AND Memory with Immediate Value and Compare to Zero

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BAND Smem, k16, TC1	No	4	1	Х
[2]	BAND Smem, k16, TC2	No	4	1	X

Opcode	TC1	1111	0010	AAAA	AAAI	kkkk	kkkk	kkkk	kkkk
	TC2	1111	0011	AAAA	AAAI	kkkk	kkkk	kkkk	kkkk

### Operands k16, Smem, TCx

### **Description**

This instruction performs a bit field manipulation in the A-unit ALU. The 16-bit field mask, k16, is ANDed with the memory (Smem) operand and the result is compared to 0:

### **Status Bits**

Affected by none

Affects TCx

### Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

#### See Also

See the following other related instructions:

☐ AND (Bitwise AND)

Syntax	Description
BAND *AR0, #0060h, TC1	The unsigned 16-bit value (0060h) is ANDed with the content addressed by
	AR0. The result is 1, TC1 is set to 1.

Before		After	
*AR0	0040	*AR0	0040
TC1	0	TC1	1

### BCC

### Branch Conditionally

### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	BCC I4, cond	No	2	6/5	R
[2]	BCC L8, cond	Yes	3	6/5	R
[3]	BCC L16, cond	No	4	6/5	R
[4]	BCC P24, cond	No	5	5/5	R

<sup>†</sup>x/y cycles: x cycles = condition true, y cycles = condition false

#### Description

These instructions evaluate a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into I4, Lx, or P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

The instruction selection depends on the branch offset between the current PC value and the program branch address specified by the label.

These instructions cannot be repeated.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**See Also** See the following other related instructions:

- □ B (Branch Unconditionally)
- ☐ BCC (Branch on Auxiliary Register Not Zero)
- ☐ BCC (Compare and Branch)
- □ CALLCC (Call Conditionally)

### **Branch Conditionally**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	BCC 14, cond	No	2	6/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

Opcode 0110 0111 1ccc cccc

Operands cond, I4

**Description** This instruction evaluates a single condition defined by the cond field in the

read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into I4. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond

field of the instruction. See Table 1–3 for a list of conditions.

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40

was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

Syntax	Description
BCC branch, AC0 != #0	The content of AC0 is not equal to 0, control is passed to the program address
	label defined by branch.

	BCC branch, AC0 != #0		
		address:	004057
branch			00405A

Before		After	
AC0	00 0000 3000	AC0	00 0000 3000
PC	004055	PC	00405A

### **Branch Conditionally**

### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[2]	BCC L8, cond	Yes	3	6/5	R
[3]	BCC L16, cond	No	4	6/5	R

<sup>†</sup>x/y cycles: x cycles = condition true, y cycles = condition false

Opcode L8 0000 010E xCCC CCCC LLLL LLLL

L16 0110 1101 xCCC CCCC LLLL LLLL LLLL

Operands cond, Lx

**Description** This instruction evaluates a single condition defined by the cond field in the

read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into Lx. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond

field of the instruction. See Table 1-3 for a list of conditions.

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40

was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

Syntax	Description
BCC branch, AC0 != #0	The content of AC0 is not equal to 0, control is passed to the program address
	label defined by branch.

branch :		00305A
	BCC branch, AC0 != #0	
	address:	004057

Before		After	
AC0	00 0000 3000	AC0	00 0000 3000
PC	004055	PC	00305A

## Branch Conditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[4]	BCC P24, cond	No	5	5/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

Operands cond, P24

**Description** This instruction evaluates a single condition defined by the cond field in the

read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond

field of the instruction. See Table 1–3 for a list of conditions.

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40

was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

### **Example**

Syntax	Description
BCC branch, AC0 != #0	The content of AC0 is not equal to 0, control is passed to the program address label defined by branch.

.sect "code1"
......
BCC branch, AC0 != #0
...... address: 004057
.sect "code2"

branch ..... 00F05A

Before		After	
AC0	00 0000 3000	AC0	00 0000 3000
PC	004055	PС	00F05A

### BCC

### Branch on Auxiliary Register Not Zero

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[1]	BCC L16, ARn_mod != #0	No	4	6/5	AD

<sup>†</sup>x/y cycles: x cycles = condition true, y cycles = condition false

#### Opcode

| 1111 1100 | AAAA AAAI | LLLL | LLLL | LLLL

#### **Operands**

ARn mod, L16

### Description

This instruction performs a conditional branch (selected auxiliary register content not equal to 0) of the program counter (PC). The program branch address is specified as a 16-bit signed offset, L16, relative to PC. Use this instruction to branch within a 64K-byte window centered on the current PC value.

The possible addressing operands can be grouped into three categories:

- ☐ ARx not modified (ARx as base pointer), some examples:
  - \*AR1; No modification or offset
    - \*AR1(#15); Use 16-bit immediate value (15) as offset
    - \*AR1(T0); Use content of T0 as offset
    - \*AR1(short(#4)); Use 3-bit immediate value (4) as offset
- ARx modified before being compared to 0, some examples:
  - \*-AR1; Decrement by 1 before comparison
  - \*+AR1(#20); Add 16-bit immediate value (20) before comparison
- ☐ ARx modified after being compared to 0, some examples:
  - \*AR1+; Increment by 1 after comparison
  - \*(AR1 T1); Subtract content of T1 after comparison
- 1) The content of the selected auxiliary register (ARn) is premodified in the address generation unit.
- 2) The (premodified) content of ARn is compared to 0 and sets the condition in the address phase of the pipeline.
- 3) If the condition is not true, a branch occurs. If the condition is true, the instructions are executed in sequence.
- 4) The content of ARn is postmodified in the address generation unit.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

The premodifier \*ARn(T0) is not available; \*ARn(AR0) is available.

The postmodifiers \*(ARn + T0) and \*(ARn - T0) are not available; \*(ARn + AR0) and \*(ARn - AR0) are available.

The legality of the modifier usage is checked by the assembler when using the .c54cm\_on and .c54cm\_off assembler directives.

Status Bits Affected by C54CM

Affects none

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

□ B (Branch Unconditionally)

☐ BCC (Branch Conditionally)

☐ BCC (Compare and Branch)

Syntax	Description
BCC branch, *AR1(#6) != #0	The content of AR1 is compared to 0. The content is not 0, program control is passed to the program address label defined by branch.

	BCC branch, *AR1(#6) != #0	address:	004004
		;	00400A
branch		;	00400C
:			

Before		After		
AR1	0005	AR1	0005	
PC	004004	PC	00400C	

Syntax	Description
BCC branch, *AR3-!=#0	The content of AR3 is compared to 0. The content is 0, program control is passed to the next instruction (the branch is not taken). AR3 is decremented by 1 after the comparison.

	BCC branch, *AR3-!=#0	address:	00400F
		;	004013
branch		;	004015
:			

Before		After		
AR3	0000	AR3	FFFF	
PC	00400F	PC	004013	

## BCC

#### Compare and Branch

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[1]	BCC[U] L8, src RELOP K8	No	4	7/6	Χ

<sup>†</sup>x/y cycles: x cycles = condition true, y cycles = condition false

#### Opcode

0110 1111 FSSS ccxu KKKK KKKK LLLL LLLL

### **Operands**

K8, L8, RELOP, src

#### Description

This instruction performs a comparison operation between a source (src) register content and an 8-bit signed value, K8. The instruction performs a comparison in the D-unit ALU or in the A-unit ALU. The comparison is performed in the execute phase of the pipeline. If the result of the comparison is true, a branch occurs.

The program branch address is specified as an 8-bit signed offset, L8, relative to the program counter (PC). Use this instruction to branch within a 256-byte window centered on the current PC value.

The comparison depends on the optional U keyword and, for accumulator comparisons, on M40.

- ☐ In the case of an unsigned comparison, the 8-bit constant, K8, is zero extended to:
  - 16 bits, if the source (src) operand is an auxiliary or temporary register.
  - 40 bits, if the source (src) operand is an accumulator.
- ☐ In the case of a signed comparison, the 8-bit constant, K8, is sign extended to:
  - 16 bits, if the source (src) operand is an auxiliary or temporary register.
  - 40 bits, if the source (src) operand is an accumulator.

As the following table shows, the U keyword specifies an unsigned comparison; M40 defines the comparison bit width of the accumulator.

U	src	Comparison Type
no	TAx	16-bit signed comparison in A-unit ALU
no	ACx	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	16-bit unsigned comparison in A-unit ALU
yes	ACx	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the conditions testing the accumulator contents are all

performed as if M40 was set to 1.

**Status Bits** Affected by C54CM, M40

> Affects none

Repeat This instruction cannot be repeated.

See Also See the following other related instructions:

□ B (Branch Unconditionally)

☐ BCC (Branch Conditionally)

☐ BCC (Branch on Auxiliary Register Not Zero)

Syntax	Description
BCC branch, AC0 >= #12	The signed content of AC0 is compared to the sign-extended 8-bit value (12). Because the content of AC0 is greater than or equal to 12, program control is passed to the program address label defined by branch (004078h).

	BCC branch, AC0 >= #12		
		address:	00 4075
branch			00 4078
[:			

Before		After	
AC0	00 0000 3000	AC0	00 0000 3000
PC.	004071	PC.	004078

Syntax	Description
BCC branch, T1 != #1	The content of T1 is not equal to 1, program control is passed to the next
	instruction (the branch is not taken).

	BCC branch, T1 != #1		
		address:	00407D
branch :			004080

Before		After			
T1	0000	T1	0000		
PC	4079	PC	407D		

# **BCLR**

Clear Accumulator, Auxiliary, or Temporary Register Bit

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCLR Baddr, sr	С				No	3	1	Х
Opcod	e				1110	1100 AA	AA A	AAI FSS	SS 001x
Operar	nds	Ba	ddr, src						
Descri	ption	Thi	s instruction	performs a bit	manipu	ulation:			
			In the D-un	it ALU, if the so	ource (s	rc) register	operan	d is an ac	cumulator.
			In the A-un temporary	it ALU, if the sregister.	source (	src) register	opera	nd is an a	auxiliary or
		The instruction clears to 0 a single bit, as defined by the bit addressing mode, Baddr, of the source register.							
		The generated bit address must be within:							
		□ 0–39 when accessing accumulator bits (only the 6 LSBs of the generated bit address are used to determine the bit position). If the generated bit address is not within 0–39, the selected register bit value does not change.							
				accessing aux rated address	-		-		
Status	Bits	Aff	ected by	none					
		Aff	ects	none					
Repeat	t .	Thi	s instruction	can be repeat	ed.				
See Al	so	Se	e the followir	ng other relate	d instruc	ctions:			
			BCLR (Clea	ar Memory Bit)					
			BCLR (Clea	ar Status Regis	ster Bit)				
			BNOT (Cor	mplement Accu	ımulato	r, Auxiliary, o	or Temp	oorary Re	gister Bit)
			BSET (Set	Accumulator, /	Auxiliary	, or Tempor	ary Re	gister Bit)	
Examp	le								

Syntax	Description
BCLR AR3, AC0	The bit at the position defined by the content of AR3(4–0) in AC0 is cleared to 0.

## **BCLR**

Clear Memory Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCLR src, Sm	em		No	3	1	Х
Opcod	e		1110	0011 AA	AA AA	AAI   FSS	ss 1101
Operar	nds	Smem, src					
Descri	ption	clears to 0 a sir	n performs a bit manipungle bit, as defined by t Smem) location.				
		•	bit address must be wit termine the bit position	•	ly the 4	LSBs of t	he register
Status	Bits	Affected by	none				
		Affects	none				
Repeat	t	This instruction	can be repeated.				
See Als	so	See the followi	ng other related instruc	ctions:			
		☐ BCLR (Cle	ar Accumulator, Auxilia	ary, or Temp	orary R	Register B	it)
		☐ BCLR (Cle	ar Status Register Bit)				

## Example

ption
at the position defined by AC0(3–0) in the content addressed by AR3 is d to 0.

□ BNOT (Complement Memory Bit)

☐ BSET (Set Memory Bit)

### **BCLR**

### Clear Status Register Bit

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCLR k4, ST0_55	Yes	2	1	Х
[2]	BCLR k4, ST1_55	Yes	2	1	X
[3]	BCLR k4, ST2_55	Yes	2	1	X
[4]	BCLR k4, ST3_55	Yes	2	1†	X
[5]	BCLR f-name	Yes	2	1†	X

<sup>†</sup> When this instruction is decoded to modify status bit CAFRZ (15), CAEN (14), or CACLR (13), the CPU pipeline is flushed and the instruction is executed in 5 cycles regardless of the instruction context.

Opcode	ST0	0100	011E kkkk	0000
	ST1	0100	011E kkkk	0010
	ST2	0100	011E kkkk	0100
	ST3	0100	011E kkkk	0110

#### **Operands** f-name, k4, STx 55

### **Description** These instructions perform a bit manipulation in the A-unit ALU.

These instructions clear to 0 a single bit, as defined by a 4-bit immediate value, k4, or the one-bit-wide status bit field name, f-name, in the selected status register (ST0\_55, ST1\_55, ST2\_55, or ST3\_55).

### Compatibility with C54x devices (C54CM = 1)

C55x DSP status registers bit mapping (Figure 5–1, page 5-104) does not correspond to C54x DSP status registers bits.

Status Bits Affected by none

Affects Selected status bits

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- □ BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit)
- □ BCLR (Clear Memory Bit)
- BSET (Set Status Register Bit)

# Example 1

Syntax	Description
BCLR AR2LC, ST2_55	The ST2_55 bit position defined by the label (AR2LC, bit 2) is cleared to 0.

Before After ST2\_55 ST2\_55 0002 0006

## Example 2

Syntax	Description
BCLR AR2LC	The ST2_55 AR2LC (bit 2) is cleared to 0.

Before After ST2\_55 0006 ST2\_55 0002

Figure 5-1. Status Registers Bit Mapping

Figure 5–1	. Status Ne	gisters bit it	napping				
ST0_55							
15	14	13	,	12	11	10	9
ACOV2†	ACOV3	TC1	Т	C2 C	CARRY	ACOV0	ACOV1
R/W-0	R/W-0	R/W-	1 R/\	N-1 F	R/W-1	R/W-0	R/W-0
8		O					
				)P			
			R/\	N-0			
ST1_55							
15	14	13	12	11	10	9	8
BRAF	CPL	XF	НМ	INTM	M40 <sup>†</sup>	SATD	SXMD
R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1
7	6	5	4				0
C16	FRCT	C54CM <sup>†</sup>			ASM		
R/W-0	R/W-0	R/W-1			R/W-0		
R/W-0 <b>ST2_55</b>	R/W-0						
	R/W-0		12	11		9	8
ST2_55		R/W-1	12 DBGM	11 EALLOW	R/W-0	9 Reserved	8 CDPLC
<b>ST2_55</b>	14	R/W-1			R/W-0 10		
<b>ST2_55</b> 15 ARMS	14	R/W-1	DBGM	EALLOW	R/W-0 10 RDM		CDPLC
ST2_55 15 ARMS R/W-0	14 Rese	R/W–1 13 erved	DBGM R/W-1	EALLOW R/W-0	R/W-0 10 RDM R/W-0	Reserved	CDPLC R/W-0
ST2_55 15 ARMS R/W-0 7	14 Rese	R/W–1  13 erved  5	DBGM R/W-1 4	R/W-0	R/W-0  10  RDM  R/W-0  2	Reserved 1	CDPLC R/W-0 0
ST2_55 15 ARMS R/W-0 7 AR7LC	14 Rese	R/W-1  13 erved  5  AR5LC	DBGM R/W-1 4 AR4LC	R/W-0 3 AR3LC	R/W-0  10  RDM  R/W-0  2  AR2LC	Reserved  1  AR1LC	CDPLC R/W-0 0 AR0LC
ST2_55 15 ARMS R/W-0 7 AR7LC R/W-0	14 Rese	R/W-1  13 erved  5  AR5LC	DBGM R/W-1 4 AR4LC	R/W-0 3 AR3LC	R/W-0  10  RDM  R/W-0  2  AR2LC	Reserved  1  AR1LC	CDPLC R/W-0 0 AR0LC
ST2_55 15 ARMS R/W-0 7 AR7LC R/W-0 ST3_55	14 Rese 6 AR6LC R/W-0	R/W-1  13 erved  5  AR5LC  R/W-0	DBGM R/W-1 4 AR4LC R/W-0	R/W-0 3 AR3LC R/W-0	R/W-0  10  RDM  R/W-0  2  AR2LC  R/W-0	Reserved  1  AR1LC	CDPLC R/W-0 0 AR0LC R/W-0

**Legend:** R = Read; W = Write; -n = Value after reset

6

**MPNMC**§

R/W-pins

5

SATA†

R/W-0

4

Reserved

2

**CLKOFF** 

R/W-0

1

**SMUL** 

R/W-0

3

0

SST

R/W-0

7

CBERR†

R/W-0

<sup>†</sup> Highlighted bit: If you write to the protected address of the status register, a write to this bit has no effect, and the bit always appears as a 0 during read operations.

<sup>&</sup>lt;sup>‡</sup> The HINT bit is not used for all C55x host port interfaces (HPIs). Consult the documentation for the specific C55x DSP.

<sup>§</sup> The reset value of MPNMC may be dependent on the state of predefined pins at reset. To check this for a particular C55x DSP, see the boot loader section of its data sheet.

### **BCNT**

### Count Accumulator Bits

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCNT ACx, ACy, TC1, Tx	Yes	3	1	Х
[2]	BCNT ACx, ACy, TC2, Tx	Yes	3	1	X

Opcode	TC1	0001	000E	xxSS	1010	SSdd	xxx0
	TC2	0001	000E	XXSS	1010	SSdd	xxx1

#### **Operands** ACx, ACy, Tx, TCx

#### **Description** This instruction performs bit field manipulation in the D-unit shifter. The result

is stored in the selected temporary register (Tx). The A-unit ALU is used to

make the move operation.

Accumulator ACx is ANDed with accumulator ACy. The number of bits set to 1 in the intermediary result is evaluated and stored in the selected temporary register (Tx). If the number of bits is even, the selected TCx status bit is cleared to 0. If the number of bits is odd, the selected TCx status bit is set to 1.

#### **Status Bits** Affected by none

Affects TCx

#### Repeat This instruction can be repeated.

Syntax	Description
BCNT AC1, AC2, TC1, T1	The content of AC1 is ANDed with the content of AC2, the number of bits set to 1 in the result is evaluated and stored in T1. The number of bits set
	to 1 is odd, TC1 is set to 1.

Before				After				
AC1	7E	2355	4FC0	AC1	7E	2355	4FC0	
AC2	0F	E340	5678	AC2	0F	E340	5678	
T1			0000	T1			000B	
TC1			0	TC1			1	

### **BFXPA**

### Expand Accumulator Bit Field

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BFXPA k16, ACx, dst	No	4	1	Х

Opcode 0111 0110 kkkk kkkk kkkk kkkk FDDD 01SS

Operands ACx, dst, k16

**Description** This instruction performs a bit field manipulation in the D-unit shifter. When the

destination register (dst) is an A-unit register (ARx or Tx), a dedicated bus

carries the output of the D-unit shifter directly into dst.

The 16-bit field mask, k16, is scanned from the least significant bits (LSBs) to the most significant bits (MSBs). According to the bit set to 1 in the bit field mask, the 16 LSBs of the source accumulator (ACx) bits are extracted and

separated with 0 toward the MSBs. The result is stored in dst.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

□ BFXTR (Extract Accumulator Bit Field)

### Example

Syntax	Description
	Each bit of the unsigned 16-bit value (8024h) is scanned from the LSB to the MSB to test for a 1. If the bit is set to 1, the bit in AC0 is extracted and separated with 0 toward the MSB in T2; otherwise, the corresponding bit in AC0 is not extracted. The result is stored in T2.

#### Execution

#k16 (8024h) 1000 0000 0010 0100 AC0(15-0) 0010 1011 0110 0101 T2 1000 0000 0000 0100

Before After

ACO 00 2300 2B65 ACO 00 2300 2B65 T2 0000 T2 8004

### **BFXTR**

#### Extract Accumulator Bit Field

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BFXTR k16, ACx, dst	No	4	1	Χ

0111 0110 kkkk kkkk kkkk kkkk FDDD 00SS **Opcode** 

**Operands** ACx, dst, k16

Description This instruction performs a bit field manipulation in the D-unit shifter. When the

destination register (dst) is an A-unit register (ARx or Tx), a dedicated bus

carries the output of the D-unit shifter directly into dst.

The 16-bit field mask, k16, is scanned from the least significant bits (LSBs) to the most significant bits (MSBs). According to the bit set to 1 in the bit field mask, the corresponding 16 LSBs of the source accumulator (ACx) bits are

extracted and packed toward the LSBs. The result is stored in dst.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

See Also See the following other related instructions:

□ BFXPA (Expand Accumulator Bit Field)

### Example

Syntax	Description
BFXTR #8024h, AC0, T2	Each bit of the unsigned 16-bit value (8024h) is scanned from the LSB to the MSB to test for a 1. If the bit is set to 1, the corresponding bit in AC0 is extracted and packed toward the LSB in T2; otherwise, the corresponding bit in AC0 is not extracted. The result is stored in T2.

#### Execution

#k16 (8024h) 1000 0000 0010 0100 AC0(15-0) **0**101 0101 10**1**0 1**0**10 Т2 0000 0000 0000 0010

Before After

AC0	00	2300	55AA	AC0	00	2300	55AA
Т2			0000	T2			0002

### BNOT

Complement Accumulator, Auxiliary, or Temporary Register Bit

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BNOT Baddr, src	No	3	1	Χ

### Opcode

| 1110 | 1100 | AAAA | AAAI | FSSS | 011x

#### **Operands**

Baddr, src

#### **Description**

This instruction performs a bit manipulation:

- ☐ In the D-unit ALU, if the source (src) register operand is an accumulator.
- ☐ In the A-unit ALU, if the source (src) register operand is an auxiliary or temporary register.

The instruction complements a single bit, as defined by the bit addressing mode, Baddr, of the source register.

The generated bit address must be within:

- □ 0–39 when accessing accumulator bits (only the 6 LSBs of the generated bit address are used to determine the bit position). If the generated bit address is not within 0–39, the selected register bit value does not change.
- □ 0-15 when accessing auxiliary or temporary register bits (only the 4 LSBs of the generated address are used to determine the bit position).

#### **Status Bits**

Affected by none

Affects none

### Repeat

This instruction can be repeated.

#### See Also

See the following other related instructions:

- BNOT (Complement Memory Bit)
- NOT (Complement Accumulator, Auxiliary, or Temporary Register Content)

Syntax	Description
BNOT AR1, T0	The bit at the position defined by the content of AR1(3–0) in T0 is complemented.

Before		After	After			
T0	E000	т0	F000			
AR1	000C	AR1	000C			

# **BNOT**

# Complement Memory Bit

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BNOT src, Sm	nem			No	3	1	X
Opcod	e			1110	0011 AA	AA A	AAI FSS	SS 111x
Operar	nds	Smem, src						
Descri	ption	complemen	ts a single	ns a bit manipu bit, as define (Smem) location	ed by the co			
		•		ess must be wit the bit position	•	ly the 4	LSBs of t	the register
Status	Bits	Affected by	none					
		Affects	none					
Repeat	t	This instruc	tion can be	repeated.				
See Als	so	See the foll	owing other	r related instruc	ctions:			
		☐ BCLR (	Clear Mem	ory Bit)				
		☐ BNOT (	Compleme	nt Accumulato	r, Auxiliary, o	or Temp	oorary Re	gister Bit)
		BSET (	Set Memor	y Bit)				
		☐ NOT (C	omplement	Accumulator, A	uxiliary, or To	empora	ary Regist	er Content)

Syntax	Description
BNOT AC0, *AR3	The bit at the position defined by AC0(3–0) in the content addressed by AR3 is
	complemented.

## **BSET**

Set Accumulator, Auxiliary, or Temporary Register Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline	
[1]	BSET Baddr, sr	rc		No	3	1	Х	
Opcod	e		1110	1100 AA	AA A	AAI FSS	S 000x	
Operar	nds	Baddr, src						
Descri	ption	This instruction	on performs a bit manipu	ulation:				
		☐ In the D-u	unit ALU, if the source (s	rc) register (	operan	d is an ac	cumulator.	
		☐ In the A-unit ALU, if the source (src) register operand is an auxiliary or temporary register.						
		The instruction sets to 1 a single bit, as defined by the bit addressing mode, Baddr, of the source register.						
		The generated bit address must be within:						
		□ 0–39 when accessing accumulator bits (only the 6 LSBs of the generated bit address are used to determine the bit position). If the generated bit address is not within 0–39, the selected register bit value does not change.						
		<del>_</del>	en accessing auxiliary or nerated address are use		•			
Status	Bits	Affected by	none					
		Affects	none					
Repeat	t	This instruction	on can be repeated.					
See Al	so	See the follow	ving other related instruc	ctions:				
		☐ BCLR (C	☐ BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit)					
		☐ BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)					gister Bit)	
		☐ BSET (Set Memory Bit)						
		☐ BSET (Se	et Status Register Bit)					

Syntax	Description
BSET AR3, AC0	The bit at the position defined by the content of AR3(4–0) in AC0 is set to 1.

## BSET

## Set Memory Bit

### **Syntax Characteristics**

	0			Parallel	0:	0 1	D' - I' -
No.	Syntax			Enable Bit	Size	Cycles	Pipeline
[1]	BSET src, Smer	m		No	3	1	X
Opcode	e		1110	0011 AA	AA AA	AAI   FSS	SS 1100
Operan	nds	Smem, src					
Descrip	otion		performs a bit manipue bit, as defined by the em) location.				
		•	bit address must be wi ermine the bit position	,	ly the 4	LSBs of t	he register
Status	Bits	Affected by	none				
		Affects	none				
Repeat		This instruction	can be repeated.				
See Als	SO	See the following	ng other related instru	ctions:			
		☐ BCLR (Clea	ar Memory Bit)				
		☐ BNOT (Cor	mplement Memory Bit	)			
		☐ BSET (Set	Accumulator, Auxiliar	y, or Tempora	ary Re	gister Bit)	

## Example

Syntax	Description
BSET AC0, *AR3	The bit at the position defined by AC0(3–0) in the content addressed by AR3 is
	set to 1.

■ BSET (Set Status Register Bit)

### **BSET**

### Set Status Register Bit

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BSET k4, ST0_55	Yes	2	1	Х
[2]	BSET k4, ST1_55	Yes	2	1	X
[3]	BSET k4, ST2_55	Yes	2	1	X
[4]	BSET k4, ST3_55	Yes	2	1†	X
[5]	BSET f-name	Yes	2	1†	Х

<sup>†</sup> When this instruction is decoded to modify status bit CAFRZ (15), CAEN (14), or CACLR (13), the CPU pipeline is flushed and the instruction is executed in 5 cycles regardless of the instruction context.

Operande	k/ f-name STv 55			
	ST3	0100	011E kkkk	0111
	ST2	0100	011E kkkk	0101
	ST1	0100	011E kkkk	0011
Opcode	ST0	0100	011E kkkk	0001

#### Operands

k4, f-name, STx\_55

### Description

These instructions perform a bit manipulation in the A-unit ALU.

These instructions set to 1 a single bit, as defined by a 4-bit immediate value, k4, or the one-bit-wide status bit field name, f-name, in the selected status register (ST0\_55, ST1\_55, ST2\_55, or ST3\_55).

### Compatibility with C54x devices (C54CM = 1)

C55x DSP status registers bit mapping (Figure 5–2, page 5-114) does not correspond to C54x DSP status register bits.

### Status Bits Affected by

Affects Selected status bits

### **Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ BCLR (Clear Status Register Bit)
- BSET (Set Accumulator, Auxiliary, or Temporary Register Bit)
- BSET (Set Memory Bit)

# Example 1

Syntax	Description
BSET CARRY, ST0_55	The ST0_55 bit position defined by the label (CARRY, bit 11) is set to 1.

0800

Before After ST0\_55 0000 ST0\_55

## Example 2

Syntax	Description
BSET CARRY	The ST0_55 CARRY (bit 11) is set to 1.

Before After ST0\_55 0000 ST0\_55 0800

Figure 5-2. Status Registers Bit Mapping

rigure 5–2.	Status Re	gisters bit it	napping						
ST0_55									
15	14	13	1	2	11	10	9		
ACOV2 <sup>†</sup>	ACOV3	TC1	† T(	C2	CARRY	ACOV0	ACOV1		
R/W-0	R/W-0	R/W-	1 R/V	W–1 R/W–1		R/W-0	R/W-0		
8									
			D	Р					
R/W-0									
ST1_55									
15	14	13	12	11	10	9	8		
BRAF	CPL	XF	НМ	INTM	M40 <sup>†</sup>	SATD	SXMD		
R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1		
7	6	5	4				0		
C16	FRCT	C54CM <sup>†</sup>			ASM				
R/W-0	R/W-0	R/W-1			R/W-0				
ST2_55									
15	14	13	12	11	10	9	8		
ARMS	Rese	erved	DBGM	EALLOW	' RDM	Reserved	CDPLC		
R/W-0			R/W-1	R/W-0	R/W-0		R/W-0		
7	6	5	4	3	2	1	0		
AR7LC	AR6LC	AR5LC	AR4LC	AR3LC	AR2LC	AR1LC	AR0LC		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ST3_55									
15	14	13	12	11			8		
CAFRZ†	CAEN <sup>†</sup>	CACLR†	HINT‡	_	Reserved (always write 1100b)				

**Legend:** R = Read; W = Write; -n = Value after reset

R/W-0

6

MPNMC§

R/W-pins

R/W-0

5

SATA†

R/W-0

R/W-0

7

CBERR†

R/W-0

Reserved

2

**CLKOFF** 

R/W-0

1

**SMUL** 

R/W-0

R/W-1

4

0

SST

R/W-0

<sup>†</sup> Highlighted bit: If you write to the protected address of the status register, a write to this bit has no effect, and the bit always appears as a 0 during read operations.

<sup>&</sup>lt;sup>‡</sup> The HINT bit is not used for all C55x host port interfaces (HPIs). Consult the documentation for the specific C55x DSP.

<sup>§</sup> The reset value of MPNMC may be dependent on the state of predefined pins at reset. To check this for a particular C55x DSP, see the boot loader section of its data sheet.

# BTST

# Test Accumulator, Auxiliary, or Temporary Register Bit

## **Syntax Characteristics**

						Paralle	el				
No.	Syntax					Enable	Bit	Size	Cycles	Pipeline	
[1]	BTST Baddr, sr	c, <b>T</b> (	C1			No		3	1	X	
[2]	BTST Baddr, sr	c, <b>T</b> (	22			No		3	1	Х	
Opcod	le	Т	C1		1110	1100	AAA	A A	AAI FSS	s 1000	
		Т	C2		1110	1100	AAA	A A	AAI FSS	s 1001	
Operai	nds	Ва	ddr, src, TC	<		·	•		•		
Descri	ption	Th	is instruction	performs a bit	manipu	ılation:					
		☐ In the D-unit ALU, if the source (src) register operand is an accumulator.									
		☐ In the A-unit ALU, if the source (src) register operand is an auxiliary or temporary register.									
		The instruction tests a single bit of the source register location as defined by the bit addressing mode, Baddr. The tested bit is copied into the selected TCx status bit. The generated bit address must be within:									
			bit address	accessing accu are used to denote within 0–39	etermin	e the bit	pos	ition).	If the ger	nerated bi	
				accessing auxilerated address	-	-	-				
Status	Bits	Aff	ected by	none							
		Aff	ects	TCx							
Repeat	t	Th	is instruction	can be repeate	ed.						
See Al	so	Se	e the followi	ng other related	linstrud	ctions:					
			BCLR (Clea	ar Accumulator,	Auxilia	ary, or Te	mpo	rary R	Register B	it)	
			BNOT (Cor	mplement Accu	mulato	r, Auxilia	ry, or	Temp	oorary Re	gister Bit)	
			BSET (Set	Accumulator, A	uxiliary	, or Tem	pora	ry Re	gister Bit)		
			BTST (Test	Memory Bit)							
				st Accumulator,	Auxilia	ary, or Te	empo	rary R	Register B	it Pair)	
					, Auxilia	ary, or Te	empo	rary R	Register B	it Pai	

Syntax	Description
BTST @#12, T0, TC1	The bit at the position defined by the register bit address (12) in T0 is tested and
	the tested bit is copied into TC1.

Before		After				
Т0	FE00	T0	FE00			
TC1	0	TC1	1			

**BTST** 

Test Memory Bit

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTST src, Smem, TCx	No	3	1	Х
[2]	BTST k4, Smem, TCx	No	3	1	X

### **Description**

These instructions perform a bit manipulation in the A-unit ALU. These instructions test a single bit of a memory (Smem) location. The bit tested is defined by either the content of the source (src) operand or a 4-bit immediate value, k4. The tested bit is copied into the selected TCx status bit.

For instruction [1], the generated bit address must be within 0-15 (only the 4 LSBs of the register are used to determine the bit position).

#### **Status Bits**

Affected by none

**TCx** Affects

#### See Also

See the following other related instructions:

- ☐ BCLR (Clear Memory Bit)
- BNOT (Complement Memory Bit)
- ☐ BSET (Set Memory Bit)
- □ BTST (Test Accumulator, Auxiliary, or Temporary Register Bit)
- ☐ BTSTCLR (Test and Clear Memory Bit)
- ☐ BTSTNOT (Test and Complement Memory Bit)
- BTSTP (Test Accumulator, Auxiliary, or Temporary Register Bit Pair)
- □ BTSTSET (Test and Set Memory Bit)

### Test Memory Bit

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1a]	BTST src, Smem, TC1		3		X
[1b]	BTST src, Smem, TC2	No	3	1	Χ

Opcode	TC1	1110	0000	AAAA	AAAI	FSSS	xxx0
	TC2	1110	0000	AAAA	AAAI	FSSS	xxx1

**Operands** Smem, src, TCx

**Description** This instruction performs a bit manipulation in the A-unit ALU. This instruction

tests a single bit of a memory (Smem) location. The bit tested is defined by the content of the source (src) operand. The tested bit is copied into the selected

TCx status bit.

The generated bit address must be within 0–15 (only the 4 LSBs of the register

are used to determine the bit position).

Status Bits Affected by none

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
BTST AC0, *AR0, TC1	The bit at the position defined by AC0(3–0) in the content addressed by AR0 is
	tested and the tested bit is copied into TC1.

Before		After	
AC0	00 0000 0008	AC0	00 0000 0008
*ARO	0000	*AR0	0000
TC1	0	TC1	0

# Test Memory Bit

## **Syntax Characteristics**

					Parallel			
No.	Syntax				Enable Bit	Size	Cycles	Pipeline
[2a]	BTST k4, Smer	m, <b>TC1</b>			No	3	1	Х
[2b]	BTST k4, Smer	m <b>, TC2</b>			No	3	1	Х
Opcode	9	TC1		1101	1100 AA			
Operan	nds	k4, Smem, TC	x	11101	IIUU   AA	AA AA	AAI   KKK	K XXUI
Descrip	otion	tests a single b	n performs a bit of a memory evalue, k4. The	(Smem)	location. Th	ne bit te	ested is de	efined by a
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat		This instruction	n can be repeat	ed.				

Syntax	Description
BTST #12, *AR3, TC1	The bit at the position defined by an unsigned 4-bit value (12) in the content
	addressed by AR3 is tested and the tested bit is copied into TC1.

# **BTSTCLR**

Test and Clear Memory Bit

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTCLR k4, S	Smem, TC1			No	3	1	X
[2]	BTSTCLR k4, S	Smem, <b>TC2</b>			No	3	1	Х
Opcode	9	TC1		1110	0011 AA	AA AA	AAI   kkk	k 010x
		TC2		1110	0011 AA	AA AA	AI kkk	k 011x
Operan	ıds	k4, Smem, TC>	(					
Descrip	otion	This instruction performs a bit manipulation in the A-unit ALU. The instructs a single bit, as defined by a 4-bit immediate value, k4, of a m (Smem) location. The tested bit is copied into status bit TCx and is clear 0 in Smem.				a memory		
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat		This instruction can be repeated.						
See Als	50	See the following other related instructions:						
		☐ BCLR (Clea	ar Memory Bit)					
		☐ BNOT (Cor	mplement Memo	ory Bit)				
		☐ BSET (Set	Memory Bit)					
		☐ BTST (Test	t Memory Bit)					
		☐ BTSTNOT	(Test and Comp	olemen	t Memory B	it)		
		☐ BTSTSET	(Test and Set M	emory	Bit)			

Syntax	Description
BTSTCLR #12, *AR3, TC1	The bit at the position defined by the unsigned 4-bit value (12) in the content addressed by AR3 is tested and the tested bit is copied into TC1. The selected bit (12) in the content addressed by AR3 is cleared to 0.

## BTSTNOT

## Test and Complement Memory Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTNOT k4, S	Smem, TC1		No	3	1	Х
[2]	BTSTNOT k4, S	Smem, TC2		No	3	1	X
Opcode	•	TC1	11	.10 0011 AA	AA AA	AAI   kkk	k 100x
		TC2	11	.10 0011 AA	AA AA	AAI   kkk	k 101x
Operan	ds	k4, Smem, TCx	ζ				
Descrip	otion	This instruction performs a bit manipulation in the A-unit ALU. The instruction tests a single bit, as defined by a 4-bit immediate value, k4, of a memory (Smem) location and the tested bit is copied into status bit TCx and complemented in Smem.				a memory	
Status	Bits	Affected by	none				
		Affects	TCx				
Repeat		This instruction can be repeated.					
See Als	60	See the following other related instructions:					
		☐ BCLR (Clea	ar Memory Bit)				
		☐ BNOT (Cor	mplement Memory	Bit)			
		☐ BSET (Set	Memory Bit)				
		☐ BTST (Test	Memory Bit)				
		☐ BTSTCLR	(Test and Clear Me	emory Bit)			
		☐ BTSTSET (	Test and Set Mem	ory Bit)			

Syntax	Description
BTSTNOT #12, *AR0, TC1	The bit at the position defined by the unsigned 4-bit value (12) in the content addressed by AR0 is tested and the tested bit is copied into TC1. The selected bit (12) in the content addressed by AR0 is complemented.

Before		After	
*ARO	0040	*ARO	1040
TC1	0	TC1	0

#### **BTSTP**

Test Accumulator, Auxiliary, or Temporary Register Bit Pair

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTP Baddr, src	No	3	1	Χ

### **Opcode**

| 1110 | 1100 | AAAA | AAAI | FSSS | 010x

#### **Operands**

Baddr, src

#### Description

This instruction performs a bit manipulation:

- ☐ In the D-unit ALU, if the source (src) register operand is an accumulator.
- ☐ In the A-unit ALU, if the source (src) register operand is an auxiliary or temporary register.

The instruction tests two consecutive bits of the source register location as defined by the bit addressing mode, Baddr and Baddr + 1. The tested bits are copied into status bits TC1 and TC2:

- TC1 tests the bit that is defined by Baddr
- TC2 tests the bit defined by Baddr + 1

The generated bit address must be within:

- □ 0–38 when accessing accumulator bits (only the 6 LSBs of the generated bit address are used to determine the bit position). If the generated bit address is not within 0–38:
  - If the generated bit address is 39, bit 39 of the register is stored into TC1 and 0 is stored into TC2.
  - In all other cases, 0 is stored into TC1 and TC2.
- 0-14 when accessing auxiliary or temporary register bits (only the 4 LSBs of the generated address are used to determine the bit position). If the generated bit address is not within 0-14:
  - If the generated bit address is 15, bit 15 of the register is stored into TC1 and 0 is stored into TC2.
  - In all other cases, 0 is stored into TC1 and TC2.

### **Status Bits**

Affected by none

Affects TC1, TC2

Repeat	This instruction can be repeated.			
See Also	See the following other related instructions:			
	☐ BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit)			
	☐ BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)			
	☐ BSET (Set Accumulator, Auxiliary, or Temporary Register Bit)			
	☐ BTST (Test Accumulator, Auxiliary, or Temporary Register Bit)			
	☐ BTST (Test Memory Bit)			

Syntax	Description
	The bit at the position defined by the content of AR1(T0) in AC0 is tested and the tested bit is copied into TC1. The bit at the position defined by the content of AR1(T0) + 1 in AC0 is tested and the tested bit is copied into TC2.

Before		After	
AC0	E0 1234 0000	AC0	E0 1234 0000
AR1	0026	AR1	0026
Т0	0001	T0	0001
TC1	0	TC1	1
TC2	0	TC2	0

## **BTSTSET**

Test and Set Memory Bit

## **Syntax Characteristics**

					Parallel			
No.	Syntax				Enable Bit	Size	Cycles	Pipeline
[1]	BTSTSET k4, S	Smem, TC1			No	3	1	Х
[2]	BTSTSET k4, S	Smem, TC2			No	3	1	Х
Opcode	e	TC1		1110	0011 AA	AA AA	AAI   kkk	k 000x
		TC2		1110	0011 AA	AA AA	AAI   kkk	k 001x
Operar	nds	k4, Smem,	TCx					
Descrip	ption	tests a sing	tion performs a ligle bit, as define ation. The tester	ed by a 4-	bit immedia	te valu	e, k4, of	a memory
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat	:	This instruction can be repeated.						
See Als	See Also See the following other related instructions:							
		☐ BCLR (	Clear Memory E	Bit)				
		☐ BNOT	(Complement M	emory Bit)				
		☐ BSET(	Set Memory Bit)					
		BTST (	Test Memory Bit	)				
		☐ BTSTC	LR (Test and Cl	ear Memo	ry Bit)			
		☐ BTSTN	OT (Test and Co	omplemen	t Memory Bi	t)		

Syntax	Description
BTSTSET #12, *AR3, TC1	The bit at the position defined by the unsigned 4-bit value (12) in the content addressed by AR3 is tested and the tested bit is copied into TC1. The selected bit (12) in the content addressed by AR3 is set to 1.

#### CALL

### Call Unconditionally

## **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	CALL ACx	No	2	10	Х
[2]	CALL L16	Yes	3	6	AD
[3]	CALL P24	No	4	5	D

## **Description**

This instruction passes control to a specified subroutine program address defined by the content of the 24 lowest bits of the accumulator, ACx, or a program address label assembled into L16 or P24.

Before beginning a called subroutine, the CPU automatically saves the value of two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the subroutine is done.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions.

These instructions cannot be repeated.

Status Bits	Affected by	none
	Affects	none
See Also	See the following	ng other related instructions:
	☐ B (Branch U	Jnconditionally)
	CALLCC (C	Call Conditionally)
	RET (Retur	n Unconditionally)
	☐ RETCC (Re	eturn Conditionally)

## Call Unconditionally

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CALL ACx	No	2	10	Χ

## Opcode

1001 0010 xxxx xxSS

Operands

ACx

Description

This instruction passes control to a specified subroutine program address defined by the content of the 24 lowest bits of the accumulator, ACx.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

System Stack (SSP)

After Save 
$$\rightarrow$$
 SSP = x - 1 (Loop bits):PC(23–16)

Before Save  $\rightarrow$  SSP = x Previously saved data

After Save  $\rightarrow$  SP = y - 1

Before  $\rightarrow$  SP

Save

Data Stack (SP)

PC(15–0)

Previously saved data

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction cannot be repeated.

Syntax	Description
CALL AC0	Program control is passed to the program address defined by the content of AC0(23–0).

## Call Unconditionally

## Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	CALL L16	Yes	3	6	AD

## Opcode

0000 100E LLLL LLLL LLLL LLLL

## **Operands**

L16

### Description

This instruction passes control to a specified subroutine program address defined by a program address label assembled into L16.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

## System Stack (SSP) After

After Save Before

Save

Data Stack (SP) PC(15-0) SP = yPreviously saved data

#### SSP = x - 1Save **Before** SSP = xSave

(Loop bits):PC(23-16) Previously saved data

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction cannot be repeated.

Syntax	Description
CALL FOO Program control is passed to the program address label (FOO) assembled into the	
	16-bit offset value relative to the program counter register.

## Call Unconditionally

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	CALL P24	No	4	5	D

Opcode

0110 1100 PPPP PPPP PPPP PPPP PPPP

**Operands** 

P24

Description

This instruction passes control to a specified subroutine program address defined by a program address label assembled into P24.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

## System Stack (SSP) After SSP = x - 1

(Loop bits):PC(23-16)

SSP = xPreviously saved data

Data Stack (SP) After

Save **Before** Save

PC(15-0) Previously saved data

**Status Bits** 

Save

Save

**Before** 

Affected by none

Affects none

Repeat

This instruction cannot be repeated.

Syntax	Description
CALL FOO	Program control is passed to the program address label (FOO) assembled into an absolute
	address defined by the 24-bit value.

#### CALLCC

### Call Conditionally

## Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	CALLCC L16, cond	No	4	6/5	R
[2]	CALLCC P24, cond	No	5	5/5	R

<sup>†</sup>x/y cycles: x cycles = condition true, y cycles = condition false

## Description

These instructions evaluate a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a subroutine call occurs to the program address defined by the program address label assembled into L16 or P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1-3 for a list of conditions.

Before beginning a called subroutine, the CPU automatically saves the value of two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the subroutine is done.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions.

The instruction selection depends on the branch offset between the current PC value and program subroutine address specified by the label.

These instructions cannot be repeated.

**Status Bits** Affected by ACOVx, CARRY, C54CM, M40, TCx

> Affects **ACOV**x

See Also	See the following other related instructions:
	☐ BCC (Branch Conditionally)
	☐ CALL (Call Unconditionally)
	☐ RETCC (Return Conditionally)
	☐ RET (Return Unconditionally)

### Call Conditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[1]	CALLCC L16, cond	No	4	6/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### **Opcode**

0110 1110 xCCC CCCC LLLL LLLL LLLL

#### **Operands**

cond, L16

#### Description

This instruction evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a subroutine call occurs to the program address defined by the program address label assembled into L16. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

When a subroutine call occurs in the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

After

Save

Save

**Before** 

#### System Stack (SSP)

After Save 
$$\rightarrow$$
 SSP = x - 1 (Loop bits):PC(23-16)

Before Save  $\rightarrow$  SSP = x Previously saved data

## Data Stack (SP)

$$→ SP = y - 1$$
 PC(15–0)  

$$→ SP = y$$
 Previously saved data

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

## CALLCC Call Conditionally

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

## Example

Syntax	Description
CALLCC (subroutine), AC1 >= #2000h	The content of AC1 is equal to or greater than 2000h, control is passed to the program address label, subroutine. The program counter (PC) is loaded with the subroutine program address.

5-132 Instruction Set Descriptions

## Call Conditionally

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[2]	CALLCC P24, cond	No	5	5/5	R

<sup>†</sup>x/y cycles: x cycles = condition true, y cycles = condition false

#### Opcode

#### **Operands**

cond, P24

## Description

This instruction evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a subroutine call occurs to the program address defined by the program address label assembled into P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1-3 for a list of conditions.

When a subroutine call occurs in the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

- The data stack pointer (SP) is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- The system stack pointer (SSP) is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

#### System Stack (SSP)

After Save 
$$\rightarrow$$
 SSP = x - 1

Before  $\rightarrow$  SSP = x

(Loop bits):PC(23-16) Previously saved data

# After Save

## Data Stack (SP) PC(15-0)

Previously saved data

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

Save

## CALLCC Call Conditionally

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

## Example

Syntax	Description
CALLCC FOO, TC1	If TC1 is set to 1, control is passed to the program address label (FOO) assembled into an absolute address defined by the 24-bit value. If TC1 is cleared to 0, the program counter is incremented by 6 and the next instruction is executed.

Instruction Set Descriptions

## **CMP**

## Compare Memory with Immediate Value

## **Syntax Characteristics**

-							
No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CMP Smem == K16, TC1			No	4	1	Х
[2]	CMP Smem == K16, TC2			No	4	1	Χ
Opcod	e TC1	1111	0000 AAAA	AAAI KK	KK KI	KKK KKK	K KKKK
	TC2	1111	0001 AAAA	AAAI KK	KK KI	KKK KKK	K KKKK
Operar	nds K16, Smer	m, TCx					
Docori	ntion This instru	ation norforr	na a comporida	un in the A	mit All	I The det	o momori

**Description** 

This instruction performs a comparison in the A-unit ALU. The data memory operand Smem is compared to the 16-bit signed constant, K16. If they are equal, the TCx status bit is set to 1; otherwise, it is cleared to 0.

**Status Bits** 

Affected by none

Affects

Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

See Also

See the following other related instructions:

TCx

☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)

## Example 1

Syntax	Description
CMP *AR1+ == #400h, TC1	The content addressed by AR1 is compared to the signed 16-bit value (400h). Because they are equal, TC1 is set to 1. AR1 is incremented by 1.
	(400h). Because they are equal, TC1 is set to 1. AR1 is incremented by

Before		After	
AR1	0285	AR1	0286
0285	0400	0285	0400
TC1	0	TC1	1

Syntax	Description
CMP *AR1 == #400h, TC2	The content addressed by AR1 is compared to the signed 16-bit value (400h). Because they are not equal, TC2 is cleared to 0.

Before		After	
AR1	0285	AR1	0285
0285	0000	0285	0000
TC2	0	TC2	0

### **CMP**

## Compare Accumulator, Auxiliary, or Temporary Register Content

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CMP[U] src RELOP dst, TC1		Yes	3	1	Х
[2]	CMP[U] src RELOP dst, TC2		Yes	3	1	Х
Opcode	TC1	0001	001E FS	SS co	00 FDD	D xux0
	TC2	0001	001E FS	SS co	00 FDD	DD xux1

## **Operands**

dst, RELOP, src, TCx

### Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40

Affects TCx

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ CMP (Compare Memory with Immediate Value)
- CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)
- ☐ CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR)
- ☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

## **Example 1**

Syntax	Description
CMP AC1 == T1, TC1	The signed content of AC1(15–0) is compared to the content of T1 and because
	they are equal, TC1 is set to 1.

Before				After			
AC1	00	0028	0400	AC1	00	0028	0400
T1			0400	T1			0400
TC1			0	TC1			1

Syntax	Description
CMP T1 >= AC1, TC1	The content of T1 is compared to the signed content of AC1(15–0). The content of
	T1 is greater than the content of AC1, TC1 is set to 1.

Before				After			
Т1			0500	Т1			0500
AC1	80	0000	0400	AC1	80	0000	0400
TC1			0	TC1			1

## CMPAND

Compare Accumulator, Auxiliary, or Temporary Register Content with AND

**Parallel** 

## **Syntax Characteristics**

No.	Syntax			Enable Bit	Size	Cycles	Pipeline
[1]	CMPAND[U] sro	RE	LOP dst, TCy, TCx	Yes	3	1	Х
[2]	CMPAND[U] sro	LOP dst, !TCy, TCx	Yes	3	1	X	
Descri	ption	AL are ten	ese instructions perform a compa U. Two accumulator, auxiliary regise compared. When an accumulaton porary register TAx, the 16 lowest unit ALU.	sters, and te	mporar npared	y register with an a	s contents auxiliary or
Status	Bits	Aff	ected by C54CM, M40, TCy				
		Aff	ects TCx				
See Al	so	Se	e the following other related instru	ctions:			
			CMP (Compare Memory with Imr	mediate Valu	e)		
			CMP (Compare Accumulator, Au	xiliary, or Ter	mporar	y Registe	r Content)
			CMPOR (Compare Accumulate Content with OR)	or, Auxiliary	, or T	emporary	Register
			MAX (Compare Accumulator, Au Maximum)	ıxiliary, or Te	mpora	ry Regist	er Content
			MIN (Compare Accumulator, Au	xiliary, or Te	mpora	ry Regist	er Content

Minimum)

## Compare Accumulator, Auxiliary, or Temporary Register Content with AND

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
	CMPAND[U] src RELOP dst, TCy, TCx				
[1a]	CMPAND[U] src RELOP dst, TC2, TC1	Yes	3	1	Χ
[1b]	CMPAND[U] src RELOP dst, TC1, TC2	Yes	3	1	X

Opcode 0001 001E FSSS cc01 FDDD 0utt

**Operands** 

dst, RELOP, src, TC1, TC2

Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ANDed with TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if $M40 = 0$ , 32-bit unsigned comparison in D-unit ALU if $M40 = 1$ , 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPAND AC1 == AC2, TC1, TC2	The content of AC1(31–0) is compared to the content of AC2(31–0).
	The contents are equal (true), TC2 = TC1 & 1.

Before				After				
AC1	80	0028	0400	AC1	80	0028	0400	
AC2	00	0028	0400	AC2	00	0028	0400	
M40			0	M40			0	
TC1			1	TC1			1	
TC2			Ο	TC2			1	

## Compare Accumulator, Auxiliary, or Temporary Register Content with AND

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
	CMPAND[U] src RELOP dst, !TCy, TCx				
[2a]	CMPAND[U] src RELOP dst, !TC2, TC1	Yes	3	1	Χ
[2b]	CMPAND[U] src RELOP dst, !TC1, TC2	Yes	3	1	X

Opcode 0001 001E FSSS cc01 FDDD 1utt

**Operands** 

dst, RELOP, src, TC1, TC2

Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ANDed with the complement of TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if $M40 = 0$ , 32-bit unsigned comparison in D-unit ALU if $M40 = 1$ , 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPAND AC1 == AC2, !TC1, TC2	The content of AC1(31–0) is compared to the content of AC2(31–0).
	The contents are equal (true), TC2 = !TC1 & 1.

Before				After			
AC1	80	0028	0400	AC1	80	0028	0400
AC2	00	0028	0400	AC2	00	0028	0400
M40			0	M40			0
TC1			1	TC1			1
TC2			0	TC2			0

## **CMPOR**

Compare Accumulator, Auxiliary, or Temporary Register Content with OR

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CMPOR[U] src RELOP dst, TCy, TCx	Yes	3	1	Х
[2]	CMPOR[U] src RELOP dst, !TCy, TCx	Yes	3	1	X

Description These instructions perform a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. **Status Bits** Affected by C54CM, M40, TCy Affects TCx See Also See the following other related instructions:

- ☐ CMP (Compare Memory with Immediate Value)
- ☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)
- ☐ CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)
- MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)
- MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

## Compare Accumulator, Auxiliary, or Temporary Register Content with OR

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	CMPOR[U] src RELOP dst, TCy, TCx				
[1a]	CMPOR[U] src RELOP dst, TC2, TC1	Yes	3	1	X
[1b]	CMPOR[U] src RELOP dst, TC1, TC2	Yes	3	1	X

0001 001E FSSS cc10 FDDD Outt Opcode

**Operands** dst, RELOP, src, TC1, TC2

Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ORed with TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPORU AC1 != AR1, TC1, TC2	The unsigned content of AC1(15–0) is compared to the unsigned
	content of AR1. The contents are equal (false), TC2 = TC1   0.

Before				After			
AC1	00	8028	0400	AC1	00	8028	0400
AR1			0400	AR1			0400
TC1			1	TC1			1
TC2			0	TC2			1

## Compare Accumulator, Auxiliary, or Temporary Register Content with OR

#### **Syntax Characteristics**

		Parallel	0:		
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
	CMPOR[U] src RELOP dst, !TCy, TCx				
[2a]	CMPOR[U] src RELOP dst, !TC2, TC1	Yes	3	1	X
[2b]	CMPOR[U] src RELOP dst, !TC1, TC2	Yes	3	1	X

0001 001E FSSS cc10 FDDD 1utt Opcode

**Operands** dst, RELOP, src, TC1, TC2

Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ORed with the complement of TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPORU AC1 != AR1, !TC1, TC2	The unsigned content of AC1(15–0) is compared to the unsigned
	content of AR1. The contents are equal (false), TC2 = !TC1   0.

Before				After			
AC1	00	8028	0400	AC1	00	8028	0400
AR1			0400	AR1			0400
TC1			1	TC1			1
TC2			1	TC2			0

## .CR

## Circular Addressing Qualifier

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<instruction>.CR</instruction>	No	1	1	AD

**Opcode** 1001 1101

**Operands** none

**Description** This instruction is an instruction qualifier that can be paralleled only with any

instruction making an indirect Smem, Xmem, Ymem, Lmem, Baddr, or Cmem addressing. This instruction cannot be executed in parallel with any other types of instructions and it cannot be executed as a stand-alone instruction

(assembler generates an error message).

When this instruction is used in parallel, all modifications of ARx and CDP pointer registers used in the indirect addressing mode are done circularly (as

if ST2\_55 register bits 0 to 8 were set to 1).

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

## DELAY

## Memory Delay

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	DELAY Smem	No	2	1	Χ

## Opcode

1011 0110 AAAA AAAI

### **Operands**

Smem

#### **Description**

This instruction copies the content of the memory (Smem) location into the next higher address (Smem + 1). When the data is copied, the content of the addressed location remains the same. A dedicated datapath is used to make this memory move.

When this instruction is executed, the two address register arithmetic units ARAU X and Y, of the A-unit data address generator unit, are used to compute the two addresses Smem and Smem + 1. The address generation is not affected by circular addressing; if Smem points to the end of a circular buffer, Smem + 1 will point to an address outside the circular buffer.

The soft dual memory addressing mode mechanism cannot be applied to this instruction. This instruction cannot use the port(#k16) addressing mode or be paralleled with the port() operand qualifier.

This instruction cannot be used for accesses to I/O space. Any illegal access to I/O space generates a hardware bus-error interrupt (BERRINT) to be handled by the CPU.

#### **Status Bits**

Affected by none

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
DELAY *AR1+	The content addressed by AR1 is copied to the next higher address, AR1 + 1. AR1 is incremented by 1.

Before		After	
AR1	0200	AR1	0201
200	3400	200	3400
201	0D80	201	3400
202	2030	202	2030

IEXP		
	$-\mathbf{v}$	В
	$ \Delta$	

## Compute Exponent of Accumulator Content

#### Syntax Characteristics

No. Synta	ax	Enable Bit	Size	Cycles	Pipeline
[1] <b>EXP</b>	ACx, Tx	Yes	3	1	Х

Opcode

Description

0001 000E xxSS 1000 xxdd xxxx

**Operands** 

This instruction computes the exponent of the source accumulator ACx in the D-unit shifter. The result of the operation is stored in the temporary register Tx. The A-unit ALU is used to make the move operation.

This exponent is a signed 2s-complement value in the -8 to 31 range. The exponent is computed by calculating the number of leading bits in ACx and subtracting 8 from this value. The number of leading bits is the number of shifts to the MSBs needed to align the accumulator content on a signed 40-bit representation.

ACx is not modified after the execution of this instruction. If ACx is equal to 0, Tx is loaded with 0.

This instruction produces in Tx the opposite result than computed by the Compute Mantissa and Exponent of Accumulator Content instruction (page 5-193).

Status Bits

Affected by none

ACx, Tx

Affects none

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

☐ MANT::EXP (Compute Mantissa and Exponent of Accumulator Content)

Syntax	Description
EXP AC0, T1	The exponent is computed by subtracting 8 from the number of leading bits in the content of AC0. The exponent value is a signed 2s-complement value in the –8 to 31 range and is stored in T1.

Before		After	
AC0	FF FFFF FFCB	AC0	FF FFFF FFCB
T1	0000	T1	0019

## **FIRSADD**

Symmetrical Finite Impulse Response Filter

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	FIRSADD Xmem, Ymem, Cmem, ACx, ACy	No	4	1	X

### Opcode

1000 0101 XXXM MMYY YMMM 11mm DDx0 DDU%

## **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## **Description**

This instruction performs two parallel operations: multiply and accumulate (MAC), and addition. The operation is executed:

$$ACy = ACy + (ACx * Cmem)$$
  
::  $ACx = (Xmem << #16) + (Ymem << #16)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of ACx(32–16) and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- When an addition overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

The second operation performs an addition operation between the content of data memory operand Xmem, shifted left 16 bits, and the content of data memory operand Ymem, shifted left 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.

	The shift operation is equivalent to the signed shift instruction.
	Overflow detection and CARRY status bit depends on M40.
	When an overflow is detected, the accumulator is saturated according to SATD.
Co	empatibility with C54x devices (C54CM = 1)

**Status Bits** Affected by C54CM, FRCT, M40, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy, CARRY

Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ FIRSSUB (Antisymmetrical Finite Impulse Response Filter)

Syntax	Description
FIRSADD *AR0, *AR1, *CDP, AC0, AC1	The content of AC0(32–16) multiplied by the content addressed by the coefficient data pointer register (CDP) is added to the content of AC1 and the result is stored in AC1. The content addressed by AR0 shifted left by 16 bits is added to the content addressed by AR1 shifted left by 16 bits and the result is stored in AC0.

Before				After				
AC0	00	6900	0000	AC0	(	00	2300	0000
AC1	00	0023	0000	AC1	]	FF	D8ED	3F00
*ARO			3400	*AR0				3400
*AR1			EF00	*AR1				EF00
*CDP			A067	*CDP				A067
ACOV0			0	ACOV0				0
ACOV1			0	ACOV1				0
CARRY			0	CARRY				1
FRCT			0	FRCT				0
SXMD			0	SXMD				0

## **FIRSSUB**

## Antisymmetrical Finite Impulse Response Filter

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	FIRSSUB Xmem, Ymem, Cmem, ACx, ACy	No	4	1	Χ

### Opcode

1000 0101 XXXM MMYY YMMM 11mm DDx1 DDU%

## **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## **Description**

This instruction performs two parallel operations: multiply and accumulate (MAC), and subtraction. The operation is executed:

$$ACy = ACy + (ACx * Cmem)$$
  
::  $ACx = (Xmem << #16) - (Ymem << #16)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of ACx(32–16) and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- When an addition overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

The second operation subtracts the content of data memory operand Ymem, shifted left 16 bits, from the content of data memory operand Xmem, shifted left 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.

	The shift oper	ration is equiva	alent to the signed	I shift instruction.
--	----------------	------------------	---------------------	----------------------

- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, FRCT, M40, SATD, SMUL, SXMD

Affects ACOVx, ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ FIRSADD (Symmetrical Finite Impulse Response Filter)

Syntax	Description
FIRSSUB *AR0, *AR1, *CDP, AC0, AC1	The content of AC0(32–16) multiplied by the content addressed by the coefficient data pointer register (CDP) is added to the content of AC1 and the result is stored in AC1. The content addressed by AR1 shifted left by 16 bits is subtracted from the content addressed by AR0 shifted left by 16 bits and the result is stored in AC0.

Before				After			
AC0	00	6900	0000	AC0	00	4500	0000
AC1	00	0023	0000	AC1	FF	D8ED	3F00
*AR0			3400	*AR0			3400
*AR1			EF00	*AR1			EF00
*CDP			A067	*CDP			A067
ACOV0			0	ACOV0			0
ACOV1			0	ACOV1			0
CARRY			0	CARRY			0
FRCT			0	FRCT			0
SXMD			0	SXMD			0

Repeat

IDLE

Idle

## **Syntax Characteristics**

No.	Syntax					Paral Enable		Size	Cycles	Pipeline
[1]	IDLE					No	1	4	?	D
Opcode	e		0111	1010	xxxx	xxxx	xxx	x xx	xxx xxx	xx 110x
Operan	nds	none								
Descrip	otion	This instructio a reset occurs on a configumechanism.	. The pow	ver-dow	n mode	that the	proce	essor	operates	in depends
Status	Bits	Affected by	INTM							
		Affects	none							

This instruction cannot be repeated.

1001 0101 0xxk kkkk

INTR

### Software Interrupt

## Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	INTR k5	No	2	3	D

## Opcode

### **Operands**

k5

## **Description**

This instruction passes control to a specified interrupt service routine (ISR) and interrupts are globally disabled (INTM bit is set to 1 after ST1 55 content is pushed onto the data stack pointer). The ISR address is stored at the interrupt vector address defined by the content of an interrupt vector pointer (IVPD or IVPH) combined with the 5-bit constant, k5. This instruction is executed regardless of the value of INTM bit.

#### Note:

DBSTAT (the debug status register) holds debug context information used during emulation. Make sure the ISR does not modify the value that will be returned to DBSTAT.

Before beginning an ISR, the CPU automatically saves the value of some CPU registers and two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the ISR is done.

In the slow-return process (default), the return address (from the PC), the loop context bits, and some CPU registers are stored to the stacks (in memory). When the CPU returns from an ISR, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. Some CPU registers are saved to the stacks (in memory). For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

When control is passed to the ISR:

The data stack pointer (SP) is decremented by 1 word in the address
phase of the pipeline. The status register 2 (ST2_55) content is pushed
to the top of SP.

- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The 7 higher bits of status register 0 (ST0\_55) concatenated with 9 zeroes are pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the access phase of the pipeline. The status register 1 (ST1\_55) content is pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the access phase of the pipeline. The debug status register (DBSTAT) content is pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- The PC is loaded with the ISR program address. The active control flow execution context flags are cleared.

#### System Stack (SSP)

			Cyclem Clack (CC)
	$\rightarrow$	SSP = x - 3	(Loop bits):PC(23-16)
Save		SSP = x - 2	DBSTAT
		SSP = x - 1	ST0_55(15-9)
	$\rightarrow$	SSP = x	Previously saved data
Save			

## Data Stack (SP)

After	$\rightarrow$ SP = y - 3	PC(15-0)
Save	SP = y - 2	
	SP = y - 1	ST2_55
Before	$\rightarrow$ SP = y	Previously saved data

Status Bits Affected by none

Affects INTM

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ RETI (Return from Interrupt)
- ☐ TRAP (Software Trap)

Syntax	Description
INTR #3	Program control is passed to the specified interrupt service routine. The interrupt vector address is defined by the content of an interrupt vector pointer (IVPD) combined with the unsigned 5-bit value (3).

LMS

### Least Mean Square

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	LMS Xmem, Ymem, ACx, ACy	No	4	1	Х

#### Opcode

1000 0110 XXXM MMYY YMMM DDDD 110x xxx%

## **Operands**

ACx, ACy, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC), and addition. The instruction is executed:

$$ACy = ACy + (Xmem * Ymem)$$
  
::  $ACx = round(ACx + (Xmem << #16))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, sign extended to 17 bits, and the content of data memory operand Ymem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

The second operation performs an addition between an accumulator content and the content of data memory operand Xmem shifted left by 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. When an overflow is detected, the accumulator is saturated according to SATD.
- Rounding is performed according to RDM.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the rounding is performed without clearing the 16 lowest bits of ACx. The addition operation has no overflow detection, report, and saturation after the shifting operation.

**Status Bits** C54CM, FRCT, M40, RDM, SATD, SMUL, SXMD Affected by

> Affects ACOVx, ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
LMS *AR0, *AR1, AC0, AC1	The content addressed by AR0 multiplied by the content addressed by AR1 is added to the content of AC1 and the result is stored in AC1. The content addressed by AR0 shifted left by 16 bits is added to the content of AC0. The
	result is rounded and stored in ACO.

Before		After	
AC0	00 1111 2222	AC0	00 2111 0000
AC1	00 1000 0000	AC1	00 1200 0000
*ARO	1000	*ARO	1000
*AR1	2000	*AR1	2000
ACOV0	0	ACOV0	0
ACOV1	0	ACOV1	0
CARRY	0	CARRY	0
FRCT	0	FRCT	0

### .LR

### Linear Addressing Qualifier

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<instruction>.LR</instruction>	No	1	1	AD

**Opcode** 1001 1100

**Operands** none

**Description** This instruction is an instruction qualifier that can be paralleled only with any

instruction making an indirect Smem, Xmem, Ymem, Lmem, Baddr, or Cmem addressing. This instruction cannot be executed in parallel with any other types of instructions and it cannot be executed as a stand-alone instruction

(assembler generates an error message).

When this instruction is used in parallel, all modifications of ARx and CDP pointer registers used in the indirect addressing mode are done linearly (as if

ST2\_55 register bits 0 to 8 were cleared to 0).

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

### MAC

### Multiply and Accumulate

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R] ACx, Tx, ACy[, ACy]	Yes	2	1	Х
[2]	MAC[R] ACy, Tx, ACx, ACy	Yes	2	1	X
[3]	MACK[R] Tx, K8, [ACx,] ACy	Yes	3	1	X
[4]	MACK[R] Tx, K16, [ACx,] ACy	No	4	1	Х
[5]	MACM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Х
[6]	MACM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	Х
[7]	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	No	3	1	Х
[8]	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	No	4	1	Х
[9]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х
[10]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]	No	4	1	Х

### **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are:

- ☐ ACx(32-16)
- ☐ the content of Tx, sign extended to 17 bits
- ☐ the 8-bit signed constant, K8, sign extended to 17 bits
- the 16-bit signed constant, K16, sign extended to 17 bits
- ☐ the content of a memory (Smem) location, sign extended to 17 bits
- the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits
- the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits

### **Status Bits**

Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

See Also	Sec	e the following other related instructions:
		AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)
		MACMZ (Multiply and Accumulate with Parallel Delay)
		MAC::MAC (Parallel Multiply and Accumulates)
		MAC::MPY (Multiply and Accumulate with Parallel Multiply)
		MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)
		MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)
		MAS (Multiply and Subtract)
		MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)
		MPY::MAC (Multiply with Parallel Multiply and Accumulate)

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R] ACx, Tx, ACy[, ACy]	Yes	2	1	Χ

# **Opcode** 0101 011E DDSS ss0%

Operands

ACx, ACy, Tx

Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of Tx, sign extended to 17 bits:

$$ACy = ACy + (ACx * Tx)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- ☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC AC1, T0, AC0	The content of AC1 multiplied by the content of T0 is added to the content of AC0
	and the result is stored in ACO.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAC[R] ACy, Tx, ACx, ACy	Yes	2	1	Х
Opcod	le	010	10	0E DDS	S ss1%

### Operands ACx, ACy, Tx

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACy(32–16) and the content of Tx, sign extended to 17 bits:

$$ACy = (ACy * Tx) + ACx$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

### Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

### **Repeat** This instruction can be repeated.

Syntax	Description
MACR AC1, T1, AC0, AC1	The content of AC1 multiplied by the content of T1 is added to the content of
	AC0. The result is rounded and stored in AC1.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MACK[R] Tx, K8, [ACx,] ACy	Yes	3	1	X

#### Opcode

0001 111E KKKK KKKK SSDD ss1%

**Operands** 

ACx, ACy, K8, Tx

Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the 8-bit signed constant, K8, sign extended to 17 bits:

$$ACy = ACx + (Tx * K8)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
MACK T0, #FFh, AC1, AC0	The content of T0 multiplied by a signed 8-bit value (FFh) is added to the
	content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MACK[R] Tx, K16, [ACx,] ACy	No	4	1	Х

### **Opcode**

0111 1001 KKKK KKKK KKKK KKKK SSDD ss1%

### **Operands**

ACx, ACy, K16, Tx

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the 16-bit signed constant, K16, sign extended to 17 bits:

$$ACy = ACx + (Tx * K16)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

### Status Bits A

Affected by

FRCT, M40, RDM, SATD, SMUL

Affects

ACOVy

## Repeat

This instruction can be repeated.

Syntax	Description
MACK T0, #FFFFh, AC1, AC0	The content of T0 multiplied by a signed 16-bit value (FFFFh) is added to
	the content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

Syntax	Characteris	sucs					
No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MACM[R] [T	3 = ]Smem, Cmem, ACx		No	3	1	Х
Opcod	le		1101	0001 AA	AA AA	AI U%I	DD 01mm
Descri	ption	ACx, Cmem, Smem					
MAC. The input ope location, sign exter		This instruction performs MAC. The input operands location, sign extended to Cmem, addressed using 17 bits:	of the multiple o 17 bits, and	ier are the co the content	ntent o of a da	of a memo ta memo	ory (Smem) ry operand

ACx = ACx + (Smem \* Cmem)

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
, ,	The content addressed by AR1 multiplied by the content addressed by the coefficient data pointer register (CDP) is added to the content of AC2. The result is rounded and stored in AC2. The result generated an overflow.

Before				After			
AC2	00	EC00	0000	AC2	00	EC00	0000
AR1			0302	AR2			0302
CDP			0202	CDP			0202
302			FE00	302			FE00
202			0040	202			0040
ACOV2			0	ACOV2			1

### **Syntax Characteristics**

Description

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MACM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	Х

Opcode

Operands ACx, ACy, Smem

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of a memory (Smem) location, sign extended to 17 bits:

1101 0010 AAAA AAAI U%DD 00SS

ACy = ACy + (Smem \* ACx)

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MACM *AR3, AC0, AC1	The content addressed by AR3 multiplied by the content of AC0 is added to the
	content of AC1 and the result is stored in AC1.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	No	3	1	X

### **Opcode**

1101 0100 AAAA AAAI U%DD ssSS

### **Description**

ACx, ACy, Smem, Tx

### **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of a memory (Smem) location, sign extended to 17 bits:

$$ACy = ACx + (Tx * Smem)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

#### Repeat

This instruction can be repeated.

Syntax	Description
MACM *AR3, T0, AC1, AC0	The content addressed by AR3 multiplied by the content of T0 is added
	to the content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	No	4	1	Х

#### Opcode

1111 1000 AAAA AAAI KKKK KKKK SSDD x1U%

### **Operands**

ACx, ACy, K8, Smem

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits, and the 8-bit signed constant, K8, sign extended to 17 bits:

$$ACy = ACx + (Smem * K8)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- □ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by FRCT

FRCT, M40, RDM, SATD

### Affects

ACOVy

### Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

Syntax	Description
MACMK *AR3, #FFh, AC1, AC0	The content addressed by AR3 multiplied by a signed 8-bit value (FFh) is
	added to the content of AC1 and the result is stored in AC0.

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[9]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х

#### Opcode

| 1000 0110 | XXXM MMYY | YMMM SSDD | 001g uuU%

### Operands

ACx, ACy, Xmem, Ymem

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

$$ACy = ACx + (Xmem * Ymem)$$

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> ACOVy Affects

Repeat This instruction can be repeated.

Syntax	Description
MACMR uns(*AR2+), uns(*AR3+), AC3	The unsigned content addressed by AR2 multiplied by the
	unsigned content addressed by AR3 is added to the content of
	AC3. The result is rounded and stored in AC3. The result
	generated an overflow. AR2 and AR3 are both incremented by 1.

Before		After	
AC3	00 2300 EC00	AC3	00 9221 0000
AR2	302	AR2	303
AR3	202	AR3	203
ACOV3	0	ACOV3	1
302	FE00	302	FE00
202	7000	202	7000
M40	0	M40	0
SATD	0	SATD	0
FRCT	0	FRCT	0

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[10]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]	No	4	1	Х

#### **Opcode**

| 1000 0110 | XXXM MMYY | YMMM SSDD | 010g uuU%

### **Operands**

ACx, ACy, Xmem, Ymem

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

$$ACy = (ACx >> #16) + (Xmem * Ymem)$$

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

FRCT, M40, RDM, SATD, SMUL, SXMD **Status Bits** Affected by

> Affects ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MACM uns(*AR3), uns(*AR4), AC1 >> #16, AC0	The unsigned content addressed by AR3 multiplied by the unsigned content addressed by AR4 is added to the content of AC1 shifted right by 16 bits and the result is stored in AC0.

### **MACMZ**

### Multiply and Accumulate with Parallel Delay

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MACM[R]Z [T3 = ]Smem, Cmem, ACx	No	3	1	Х

### Opcode

1101 0000 AAAA AAAI U%DD xxmm

### **Operands**

ACx, Cmem, Smem

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC in parallel with the delay memory instruction. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits.

ACx = ACx + (Smem \* Cmem) :: delay(Smem)

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

The soft dual memory addressing mode mechanism cannot be applied to this instruction. This instruction cannot use the port(#k16) addressing mode or be paralleled with the port() operand qualifier.

This instruction cannot be used for accesses to I/O space. Any illegal access to I/O space generates a hardware bus-error interrupt (BERRINT) to be handled by the CPU.

# Compatibility with C54x devices (C54CM = 1) When this instruction is executed with M40 = 0, compatibility is ensured. **Status Bits** FRCT, M40, RDM, SATD, SMUL Affected by Affects **ACOV**x Repeat This instruction can be repeated. See Also See the following other related instructions: ☐ AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate) ☐ MAC::MAC (Parallel Multiply and Accumulates) ☐ MAC::MPY (Multiply and Accumulate with Parallel Multiply) ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory) ☐ MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory) MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate) ☐ MPY::MAC (Multiply with Parallel Multiply and Accumulate)

Syntax	Description
MACMZ *AR3, *CDP, AC0	The content addressed by AR3 multiplied by the content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 and the result is stored in AC0. The content addressed by AR3 is copied into the next higher address.

# MAC::MAC

# Parallel Multiply and Accumulates

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	X
[2]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	X
[3]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Χ

Description			ions perform two parallel multiply and accumulate (MAC) ne cycle. The operations are executed in the two D-unit MACs.
Status Bits	Aff	ected by	FRCT, M40, RDM, SATD, SMUL, SXMD
	Aff	ects	ACOVx, ACOVy
See Also	Se	e the followi	ng other related instructions:
		AMAR::MA	C (Modify Auxiliary Register Content with Parallel Multiply and e)
		MAC (Multi	iply and Accumulate)
		MACMZ (M	fultiply and Accumulate with Parallel Delay)
		MAC::MPY	(Multiply and Accumulate with Parallel Multiply)
		MACM::MC	DV (Multiply and Accumulate with Parallel Load Accumulator pry)
		MACM::MC Content to	DV (Multiply and Accumulate with Parallel Store Accumulator Memory)
		MAS::MAC	(Multiply and Subtract with Parallel Multiply and Accumulate)
	☐ MAS::M		(Parallel Multiply and Subtracts)
		MPY::MAC	(Multiply with Parallel Multiply and Accumulate)
		MPY::MPY	(Parallel Multiplies)

### Parallel Multiply and Accumulates

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

#### Opcode

1000 0011 XXXM MMYY YMMM 00mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle:

$$ACx = ACx + (Xmem * Cmem)$$
  
::  $ACy = ACy + (Ymem * Cmem)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 :: MAC uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 and the result is stored in AC0. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by CDP is added to the content of AC1 and the result is stored in AC1.

### Parallel Multiply and Accumulates

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	<b>MAC</b> [R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: <b>MAC</b> [R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

### Opcode

1000 0011 XXXM MMYY YMMM 10mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle:

$$ACx = (ACx >> #16) + (Xmem * Cmem)$$
  
::  $ACy = ACy + (Ymem * Cmem)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.

$\sqcup$	Rounding is performed according to RDM, if the optional R keyword is
	applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 >> #16 :: MAC uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 shifted right by 16 bits and the result is stored in AC0. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by CDP is added to the content of AC1 and the result is stored in AC1.

### Parallel Multiply and Accumulates

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х

#### Opcode

1000 0100 XXXM MMYY YMMM 11mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle:

$$ACx = (ACx >> #16) + (Xmem * Cmem)$$
  
::  $ACy = (ACy >> #16) + (Ymem * Cmem)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator bit 39.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 >> #16 :: MAC uns(*AR4), uns(*CDP), AC1 >> #16	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 shifted right by 16 bits and the result is stored in AC0. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by CDP is added to the content of AC1 shifted right by 16 bits and the result is stored in AC1.

### MAC::MPY

### Multiply and Accumulate with Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

#### **Opcode**

1000 0010 XXXM MMYY YMMM 01mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC), and multiply:

$$ACx = ACx + (Xmem * Cmem)$$
  
::  $ACy = Ymem * Cmem$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

This second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.						
	When an overfl SATD.	low is detected, the accumulator is saturated according to					
	•	vides the option to locally set M40 to 1 for the execution of e optional 40 keyword is applied to the instruction.					
son	me C55x-based d not to externa	, the Cmem operand is accessed through the BB bus; on devices, the BB bus is only connected to internal memory I memory. To prevent the generation of a bus error, the list not be mapped on external memory.					
whi	ile allowing the	n also disable the usage of the corresponding MAC unit, modification of auxiliary registers in the three address rough the following instructions:					
	■ AMAR Xme	em					
	■ AMAR Yme	em					
	■ AMAR Cm	em					
Affe	ected by FR	CT, M40, RDM, SATD, SMUL, SXMD					
Affe	ects AC	COVx, ACOVy					
Thi	is instruction car	n be repeated.					
See	e the following o	ther related instructions:					
	AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)						
	MAC (Multiply and Accumulate)						
	MACMZ (Multiply and Accumulate with Parallel Delay)						
	MAC::MAC (Pa	arallel Multiply and Accumulates)					
	MACM::MOV ( from Memory)	Multiply and Accumulate with Parallel Load Accumulator					

☐ MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator

☐ MAS::MPY (Multiply and Subtract with Parallel Multiply)

☐ MPY::MAC (Multiply with Parallel Multiply and Accumulate)

Content to Memory)

**Status Bits** 

Repeat

See Also

# Example

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 :: MPY uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 and the result is stored in AC0. The unsigned content addressed by AR4 is multiplied by the unsigned content addressed by CDP and the result is stored in AC1.

Instruction Set Descriptions

### MACM::MOV

Multiply and Accumulate with Parallel Load Accumulator from Memory

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MACM</b> [R] [T3 = ]Xmem, Tx, ACx :: <b>MOV</b> Ymem << <b>#16</b> , ACy	No	4	1	Х

#### Opcode

| 1000 0110 | XXXM MMYY | YMMM DDDD | 101x ssu%

### **Operands**

ACx, ACy, Tx, Xmem, Ymem

### **Description**

This instruction performs two operations in parallel: multiply and accumulate (MAC), and load:

$$ACx = ACx + (Tx * Xmem)$$
  
::  $ACy = Ymem << #16$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.
- ☐ This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation loads the content of data memory operand Ymem shifted left by 16 bits to the accumulator ACy.

- ☐ The input operand is sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- ☐ The input operand is shifted left by 16 bits according to M40.

	Со	mpatibility	with C54x de	vices (C54C	CM = 1)		
	Wh	en this instr	uction is execu	uted with M4	0 = 0, comp	oatibility is e	nsured.
Status Bits	Affe	ected by	FRCT, M40, I	RDM, SATD	, SMUL, SX	MD	
	Affe	ects	ACOVx, ACC	ОVу			
Repeat	Thi	s instruction	can be repeat	ted.			
See Also	Sec	e the followir	ng other relate	d instruction	ıs:		
		AMAR::MA Accumulate	C (Modify Aux	iliary Registe	er Content w	rith Parallel I	Multiply and
		MAC (Multi	ply and Accun	nulate)			
		MACMZ (M	ultiply and Ac	cumulate wi	th Parallel D	Delay)	
		MAC::MAC	(Parallel Mult	iply and Acc	:umulates)		
		MAC::MPY	(Multiply and	Accumulate	with Paralle	el Multiply)	
		MACM::MC Content to	V (Multiply ar Memory)	nd Accumula	ate with Para	allel Store A	occumulator
		MASM::MC Memory)	V (Multiply an	d Subtract w	vith Parallel	Load Accun	nulator from
		MPY::MAC	(Multiply with	Parallel Mul	tiply and Ac	cumulate)	
Evample							

Syntax	Description
MACM *AR3, T0, AC0 :: MOV *AR4 << #16, AC1	Both instructions are performed in parallel. The content addressed by AR3 multiplied by the content of T0 is added to the content of AC0 and the result is stored in AC0. The content addressed by AR4 shifted left by 16 bits is stored in AC1.

### MACM::MOV

Multiply and Accumulate with Parallel Store Accumulator Content to Memory

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	No	4	1	Х

### **Opcode**

| 1000 0111 | XXXM MMYY | YMMM SSDD | 001x ssU%

### **Operands**

ACx, ACy, Tx, Xmem, Ymem

### **Description**

This instruction performs two operations in parallel: multiply and accumulate (MAC), and store:

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

**Status Bits** Affected by C54CM, FRCT, M40, RDM, SATD, SMUL, SXMD Affects **ACOVy** Repeat This instruction can be repeated. See Also See the following other related instructions: AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and

- Accumulate)
- ☐ MAC (Multiply and Accumulate)
- ☐ MACMZ (Multiply and Accumulate with Parallel Delay)
- ☐ MAC::MAC (Parallel Multiply and Accumulates)
- ☐ MAC::MPY (Multiply and Accumulate with Parallel Multiply)
- from Memory)
- ☐ MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)
- ☐ MPY::MAC (Multiply with Parallel Multiply and Accumulate)

Syntax	Description
MACM *AR3, T0, AC0 :: MOV HI(AC1 << T2), *AR4	Both instructions are performed in parallel. The content addressed by AR3 multiplied by the content of T0 is added to the content of AC0 and the result is stored in AC0. The content of AC1 is shifted by the content of T2, and AC1(31–16) is stored at the address of AR4.

### MANT::NEXP

### Compute Mantissa and Exponent of Accumulator Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MANT ACx, ACy :: NEXP ACx, Tx	Yes	3	1	X2

#### **Opcode**

| 0001 000E | DDSS 1001 | xxdd xxxx

#### **Operands**

ACx, ACy, Tx

### Description

This instruction computes the exponent and mantissa of the source accumulator ACx. The computation of the exponent and the mantissa is executed in the D-unit shifter. The exponent is computed and stored in the temporary register Tx. The A-unit is used to make the move operation. The mantissa is stored in the accumulator ACy.

The exponent is a signed 2s-complement value in the -31 to 8 range. The exponent is computed by calculating the number of leading bits in ACx and subtracting this value from 8. The number of leading bits is the number of shifts to the MSBs needed to align the accumulator content on a signed 40-bit representation.

The mantissa is obtained by aligning the ACx content on a signed 32-bit representation. The mantissa is computed and stored in ACy.

- ☐ The shift operation is performed on 40 bits.
  - When shifting to the LSBs, bit 39 of ACx is extended to bit 31.
  - When shifting to the MSBs, 0 is inserted at bit position 0.
- ☐ If ACx is equal to 0, Tx is loaded with 8000h.

This instruction produces in Tx the opposite result than computed by the Compute Exponent of Accumulator Content instruction (page 5-151).

Status Bits

Affected by none

Affects none

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

☐ EXP (Compute Exponent of Accumulator Content)

# Example 1

Syntax	Description
MANT AC0, AC1 :: NEXP AC0, T1	The exponent is computed by subtracting the number of leading bits in the content of AC0 from 8. The exponent value is a signed 2s-complement value in the –31 to 8
	range and is stored in T1. The mantissa is computed by aligning the content of AC0 on a signed 32-bit representation. The mantissa value is stored in AC1.

Before				After			
AC0	21	0A0A	0A0A	AC0	21	0A0A	0A0A
AC1	FF	FFFF	F001	AC1	00	4214	1414
T1			0000	T1			0007

Syntax	Description
MANT AC0, AC1 :: NEXP AC0, T1	The exponent is computed by subtracting the number of leading bits in the content of AC0 from 8. The exponent value is a signed 2s-complement value in the –31 to 8
·	range and is stored in T1. The mantissa is computed by aligning the content of AC0 on a signed 32-bit representation. The mantissa value is stored in AC1.

Before				After			
AC0	00	E804	0000	AC0	00	E804	0000
AC1	FF	${\tt FFFF}$	F001	AC1	00	7402	0000
T1			0000	T1			0001

### MAS

# Multiply and Subtract

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R] Tx, [ACx,] ACy	Yes	2	1	Х
[2]	MASM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	X
[3]	MASM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	X
[4]	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy	No	3	1	X
[5]	<b>MASM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х

Description	This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are:					
	☐ ACx(32–16)					
	☐ the content of Tx, sign extended to 17 bits					
	☐ the content of a memory (Smem) location, sign extended to 17 bits					
	the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits					
	the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits					
Status Bits	Affected by FRCT, M40, RDM, SATD, SMUL, SXMD					
	Affects ACOVx, ACOVy					
See Also	See the following other related instructions:					
	<ul> <li>AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)</li> </ul>					
	☐ MAC (Multiply and Accumulate)					
	☐ MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)					
	MAS::MAS (Parallel Multiply and Subtracts)					
	MAS::MPY (Multiply and Subtract with Parallel Multiply)					
	☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from					

Memory)

Content to Memory)

☐ MASM::MOV (Multiply and Subtract with Parallel Store Accumulator

# Multiply and Subtract

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	MAS[R] Tx, [AC	Cx,] A	Су		Yes	2	1	Х		
Opcode	e		0101 011E   DDSS ss1%							
Operan	nds	AC	Cx, ACy, Tx							
Descrip	otion	This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of Tx, sign extended to 17 bits:								
		ACy = ACy - (ACx * Tx)								
			☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.							
			☐ Multiplication overflow detection depends on SMUL.							
			The 32-bit result of the multiplication is sign extended to 40 bits an subtracted from the source accumulator ACy.							
		Rounding is performed according to RDM, if the optional R keyword applied to the instruction.						keyword is		
			Overflow detection depends on M40. If an overflow is detected, destination accumulator overflow status bit (ACOVy) is set.							
			When an overflow is detected, the accumulator is saturated according SATD.					ccording to		
Compatibility with C54x devices (C54CM = 1)										
When this instruction				ruction is executed wi	s executed with M40 = 0, compatibility is ensured.					
Status	Bits	Aff	ected by	FRCT, M40, RDM, S	FRCT, M40, RDM, SATD, SMUL					
		Affects		ACOVy						

This instruction can be repeated.

Repeat

Syntax	Description
MASR T1, AC0, AC1	The content of AC0 multiplied by the content of T1 is subtracted from the content
	of AC1. The result is rounded and stored in AC1.

Before				After			
AC0	00	EC00	0000	AC0	00	EC00	0000
AC1	00	3400	0000	AC1	00	1680	0000
T1			2000	Т1			2000
M40			0	M40			0
ACOV1			0	ACOV1			0
FRCT			0	FRCT			0

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MASM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Χ

### Opcode

1101 0001 AAAA AAAI U%DD 10mm

### **Operands**

ACx, Cmem, Smem

### Description

This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits:

ACx = ACx - (Smem \* Cmem)

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description
, ,	The content addressed by AR1 multiplied by the content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC2. The result is rounded and stored in AC2.

Before				After			
AC2	00	EC00	0000	AC2	00	EC01	0000
AR1			0302	AR2			0302
CDP			0202	CDP			0202
302			FE00	302			FE00
202			0040	202			0040
ACOV2			0	ACOV2			1
SATD			0	SATD			0
RDM			0	RDM			0
FRCT			0	FRCT			0

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline				
[3]	MASM[R] [T3	= ]Smem, [ACx,]	ACy	No	3	1	Х				
Opcod	e		1101	0010 AA	AA AA	AI U%I	DD 01SS				
Operar	nds	ACx, ACy, Sn	nem								
Descri	ption	The input op	This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of a memory (Smem) location, sign extended to 17 bits:								
		ACy = ACy -	ACy = ACy - (Smem * ACx)								
		☐ If FRCT =	☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.								
		Multiplica	Multiplication overflow detection depends on SMUL.								
		<del></del>	☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.								
		_ `	Rounding is performed according to RDM, if the optional R keyword i applied to the instruction.								
		<del></del>	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.								
		☐ When an SATD.	overflow is detected, the	e accumulato	r is sat	curated a	ccording to				
			This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.								
		y with C54x devices (C	54CM = 1)								
		When this ins	struction is executed with	M40 = 0, cc	mpatik	oility is er	sured.				
Status	Bits	Affected by	FRCT, M40, RDM, SA	ATD, SMUL							
		Affects	ACOVy								

# Example

Repeat

Syntax	Description
MASM *AR3, AC1, AC0	The content addressed by AR3 multiplied by the content of AC1 is subtracted
	from the content of AC0 and the result is stored in AC0.

This instruction can be repeated.

### Syntax Characteristics

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy		No	3	1	Χ
Opcod	e	1101	0101 AAA	AA AA	AI U%D	D ssSS

### **Operands**

ACx, ACy, Smem, Tx

### Description

This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of a memory (Smem) location, sign extended to 17 bits:

$$ACy = ACx - (Tx * Smem)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

### **Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

Affects **ACOVy** 

### Repeat This instruction can be repeated.

Syntax	Description
MASM *AR3, T0, AC1, AC0	The content addressed by AR3 multiplied by the content of T0 is subtracted
	from the content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	<b>MASM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х

### Opcode

1000 0110 XXXM MMYY YMMM SSDD 011g uuU%

### **Operands**

ACx, ACy, Xmem, Ymem

### Description

This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

ACy = ACx - (Xmem \* Ymem)

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> ACOVy Affects

Repeat This instruction can be repeated.

Syntax	Description
MASM uns(*AR2+), uns(*AR3+), AC3	The unsigned content addressed by AR2 multiplied by the unsigned content addressed by AR3 is subtracted from the content of AC3 and the result is stored in AC3. AR2 and AR3 are both incremented by 1.

Before				After			
AC3	00	2300	EC00	AC3	FF	B3E0	EC00
AR2			302	AR2			303
AR3			202	AR3			203
ACOV3			0	ACOV3			0
302			FE00	302			FE00
202			7000	202			7000
FRCT			0	FRCT			0

### MAS::MAC

### Multiply and Subtract with Parallel Multiply and Accumulate

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х
[2]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Χ
Descri		el operations	in one	cvcle: m	ultiply

These instructions perform two parallel operations in one cycle: multiply and subtract (MAS), and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**See Also** See the following other related instructions:

- AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)
- ☐ MAS::MAS (Parallel Multiply and Subtracts)
- ☐ MAS::MPY (Multiply and Subtract with Parallel Multiply)
- ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)

### Multiply and Subtract with Parallel Multiply and Accumulate

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

### **Opcode**

1000 0011 XXXM MMYY YMMM 01mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS), and multiply and accumulate (MAC):

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = ACy + (Ymem * Cmem)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MASR40 uns(*AR0), uns(*CDP), AC0 :: MACR40 uns(*AR1), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR0 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0. The result is rounded and stored in AC0. The unsigned content addressed by AR1 multiplied by the unsigned content addressed by CDP is added to the content of AC1. The result is rounded and stored in AC1.

Before				After				
AC0	00	6900	0000	AC0	00	486B	0000	
AC1	00	0023	0000	AC1	00	95E3	0000	
*AR0			3400	*ARO			3400	
*AR1			EF00	*AR1			EF00	
*CDP			A067	*CDP			A067	
ACOV0			0	ACOV0			0	
ACOV1			0	ACOV1			0	
CARRY			0	CARRY			0	
FRCT			0	FRCT			0	

### Multiply and Subtract with Parallel Multiply and Accumulate

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х

### **Opcode**

1000 0100 XXXM MMYY YMMM 00mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS), and multiply and accumulate (MAC):

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = (ACy >> #16) + (Ymem * Cmem)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACy(39).

Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
 Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
 When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAS uns(*AR3), uns(*CDP), AC0 :: MAC uns(*AR4), uns(*CDP), AC1 >> #16	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0 and the result is stored in AC0. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by CDP is added to the content of AC1 shifted right by 16 bits and the result is stored in AC1.

### MAS::MAS

### Parallel Multiply and Subtracts

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

### **Opcode**

| 1000 0101 | XXXM MMYY | YMMM 01mm | uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel multiply and subtract (MAS) operations in one cycle:

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = ACy - (Ymem * Cmem)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
 When an overflow is detected, the accumulator is saturated according to SATD.
 This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD Affects ACOVx, ACOVy Repeat This instruction can be repeated. See Also See the following other related instructions: AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract) ☐ MAC::MAC (Parallel Multiply and Accumulates) MAS:: MAC (Multiply and Subtract with Parallel Multiply and Accumulate) MAS::MPY (Multiply and Subtract with Parallel Multiply) ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from

Memory)

Content to Memory)

Syntax	Description
MAS uns(*AR3), uns(*CDP), AC0 :: MAS uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0 and the result is stored in AC0. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by CDP is subtracted from the content of AC1 and the result is stored in AC1.

### MAS::MPY

### Multiply and Subtract with Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

### **Opcode**

1000 0010 XXXM MMYY YMMM 10mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### Description

This instruction performs two parallel operations in one cycle, multiply and subtract (MAS) and multiply:

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- ☐ For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

	destination accumulator overflow status bit is set.
	☐ When an overflow is detected, the accumulator is saturated according to SATD.
	This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
	For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.
	Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:
	■ AMAR Xmem
	■ AMAR Ymem
	■ AMAR Cmem
Status Bits	Affected by FRCT, M40, RDM, SATD, SMUL, SXMD
	Affects ACOVx, ACOVy
Repeat	This instruction can be repeated.
See Also	See the following other related instructions:
	☐ AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)
	☐ MAC::MPY (Multiply and Accumulate with Parallel Multiply)
	☐ MAS (Multiply and Subtract)
	☐ MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)
	☐ MAS::MAS (Parallel Multiply and Subtracts)
	MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)

☐ MASM::MOV (Multiply and Subtract with Parallel Store Accumulator

Content to Memory)

# Example

Syntax	Description
MAS uns(*AR3), uns(*CDP), AC0 :: MPY uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR3 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0 and the result is stored in AC0. The unsigned content addressed by AR4 is multiplied by the unsigned content addressed by CDP and the result is stored in AC1.

5-214 Instruction Set Descriptions

SPRU374G

### MASM::MOV

Multiply and Subtract with Parallel Load Accumulator from Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MASM</b> [R] [T3 = ]Xmem, Tx, ACx :: <b>MOV</b> Ymem << <b>#16</b> , ACy	No	4	1	Х

### Opcode

| 1000 0110 | XXXM MMYY | YMMM DDDD | 100x ssU%

### **Operands**

ACx, ACy, Tx, Xmem, Ymem

### Description

This instruction performs two operations in parallel, multiply and subtract (MAS) and load:

$$ACx = ACx - (Tx * Xmem)$$
  
::  $ACy = Ymem << #16$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- When an overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation loads the content of data memory operand Ymem shifted left by 16 bits to the accumulator ACy.

- ☐ The input operand is sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- ☐ The input operand is shifted left by 16 bits according to M40.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD Affects ACOVx, ACOVy Repeat This instruction can be repeated. See Also See the following other related instructions: ☐ AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract) ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator) from Memory ☐ MAS (Multiply and Subtract) ☐ MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate) ☐ MAS::MPY (Multiply and Subtract with Parallel Multiply) ☐ MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)

Syntax	Description
MASM *AR3, T0, AC0 :: MOV *AR4 << #16, AC1	Both instructions are performed in parallel. The content addressed by AR3 multiplied by the content of T0 is subtracted from the content of AC0 and the result is stored in AC0. The content addressed by AR4 shifted left by 16 bits is stored in AC1.

# MASM::MOV

Multiply and Subtract with Parallel Store Accumulator Content to Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MASM</b> [R] [T3 = ]Xmem, Tx, ACy :: <b>MOV HI(</b> ACx << <b>T2)</b> , Ymem	No	4	1	Х

### **Opcode**

1000 0111 XXXM MMYY YMMM SSDD 010x ssU%

## Operands

ACx, ACy, Tx, Xmem, Ymem

### **Description**

This instruction performs two operations in parallel: multiply and subtract (MAS), and store:

$$ACy = ACy - (Tx * Xmem)$$
  
::  $Ymem = HI(ACx << T2)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within –32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

**Status Bits** Affected by C54CM, FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects **ACOVy**

Repeat This instruction can be repeated.

See Also See the following other related instructions:

> AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)

☐ MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator) Content to Memory)

☐ MAS (Multiply and Subtract)

MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)

☐ MAS::MAS (Parallel Multiply and Subtracts)

MAS::MPY (Multiply and Subtract with Parallel Multiply)

☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)

Syntax	Description
MASM *AR3, T0, AC0,	Both instructions are performed in parallel. The content addressed by AR3
:: MOV HI(AC1 << T2), *AR4	multiplied by the content of T0 is subtracted from the content of AC0 and
	the result is stored in AC0. The content of AC1 is shifted by the content of
	T2, and AC1(31–16) is stored at the address of AR4.

MAX

Compare Accumulator, Auxiliary, or Temporary Register Content Maximum

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAX [src,] dst	Yes	2	1	Х

### **Opcode**

0010 111E FSSS FDDD

### **Operands**

dst, src

### **Description**

This instruction performs a maximum comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0.

- When the destination operand (dst) is an accumulator:
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD.
  - The operation is performed on 40 bits in the D-unit ALU:

If M40 = 0, src(31-0) content is compared to dst(31-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1: if (src(31-0) > dst(31-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1
```

If M40 = 1, src(39-0) content is compared to dst(39-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(39-0) > dst(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1
```

■ There is no overflow detection, overflow report, and saturation.

- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - The operation is performed on 16 bits in the A-unit ALU:

The src(15–0) content is compared to the dst(15–0) content. The extremum value is stored in dst.

```
step1: if (src(15-0) > dst(15-0))
step2: dst = src
```

■ There is no overflow detection and saturation.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. When the destination operand (dst) is an auxiliary or temporary register, the instruction execution is not impacted by the C54CM status bit. When the destination operand (dst) is an accumulator, this instruction always compares the source operand (src) with AC1 as follows:

- If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD
- The operation is performed on 40 bits in the D-unit ALU:

The src(39–0) content is compared to AC1(39–0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(39-0) > AC1(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: { CARRY = 1; dst(39-0) = AC1(39-0) }
```

■ There is no overflow detection, overflow report, and saturation.

Status Bits Affected by C54CM, M40, SXMD

Affects CARRY

**Repeat** This instruction can be repeated.

# See Also See the following other related instructions: ☐ CMP (Compare Memory with Immediate Value) ☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content) ☐ CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND) ☐ CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR) ☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

### Example 1

Syntax	Description
MAX AC2, AC1	The content of AC2 is less than the content of AC1, the content of AC1 remains
	the same and the CARRY status bit is set to 1.

Before				A	After			
AC2	00	0000	0000	A	AC2	00	0000	0000
AC1	00	8500	0000	A	AC1	00	8500	0000
SXMD			1	S	SXMD			1
M40			0	M	140			0
CARRY			0	C	CARRY			1

### Example 2

Syntax	Description
MAX AR1, AC1	The content of AR1 is less than the content of AC1, the content of AC1 remains
	the same and the CARRY status bit is set to 1.

Before		After	
AR1	8020	AR1	8020
AC1	00 0000 0040	AC1 00	0000 0040
CARRY	0	CARRY	1

Syntax	Description
MAX AC1, T1	The content of AC1(15–0) is greater than the content of T1, the content of AC1(15–0) is stored in T1 and the CARRY status bit is cleared to 0.

1	Before				After				
Z	AC1	00	0000	8020	AC1	00	0000	8020	
-	Γ1			8010	T1			8020	
(	CARRY			0	CARRY			0	

### MAXDIFF

### Compare and Select Accumulator Content Maximum

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAXDIFF ACx, ACy, ACz, ACw	Yes	3	1	Х
[2]	DMAXDIFF ACx, ACy, ACz, ACw, TRNx	Yes	3	1	X

Description Instruction [1] performs two paralleled 16-bit extremum selections in the D-unit ALU. Instruction [2] performs a single 40-bit extremum selection in the D-unit ALU.

Status Bits Affected by C54CM, M40, SATD

Affects ACOVw, CARRY

**See Also** See the following other related instructions:

- ☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)
- MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)
- ☐ MIN (Compare and Select Accumulator Content Minimum)

### Compare and Select Accumulator Content Maximum

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAXDIFF ACx, ACy, ACz, ACw	Yes	3	1	X

## Opcode

0001 000E DDSS 1100 SSDD nnnn

### **Operands**

ACw, ACx, ACy, ACz

### Description

This instruction performs two paralleled 16-bit extremum selections in the D-unit ALU in one cycle. This instruction performs a dual maximum search.

The two operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulators are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit data path).

For each datapath (high and low):

- ☐ ACx and ACy are the source accumulators.
- ☐ The differences are stored in accumulator ACw.
- ☐ The subtraction computation is equivalent to the dual 16-bit subtractions instruction.
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVw) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFh (positive) and 8000h (negative).
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh (positive) and FF 8000h (negative).

- ☐ The extremum is stored in accumulator ACz.
- ☐ The extremum is searched considering the selected bit width of the accumulators:
  - for the lower 16-bit data path, the sign bit is extracted at bit position 15
  - for the higher 24-bit data path, the sign bit is extracted at bit position 31
- According to the extremum found, a decision bit is shifted in TRNx from the MSBs to the LSBs:
  - TRN0 tracks the decision for the high part data path
  - TRN1 tracks the decision for the low part data path

If the extremum value is the ACx high or low part, the decision bit is cleared to 0; otherwise, it is set to 1:

```
TRN0 = TRN0 >> #1

TRN1 = TRN1 >> #1

ACw(39-16) = ACy(39-16) - ACx(39-16)

ACw(15-0) = ACy(15-0) - ACx(15-0)

if (ACx(31-16) > ACy(31-16))

{ bit(TRN0, 15) = #0 ; ACz(39-16) = ACx(39-16) }

else

{ bit(TRN0, 15) = #1 ; ACz(39-16) = ACy(39-16) }

if (ACx(15-0) > ACy(15-0))

{ bit(TRN1, 15) = #0 ; ACz(15-0) = ACx(15-0) }

else

{ bit(TRN1, 15) = #1 ; ACz(15-0) = ACy(15-0) }
```

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit data path (overflow is detected at bit position 31).

**Status Bits** 

Affected by C54CM, SATD

Affects ACOVw, CARRY

Repeat

This instruction can be repeated.

Syntax	Description
MAXDIFF AC0, AC1, AC2, AC1	The difference is stored in AC1. The content of AC0(39–16) is subtracted from the content of AC1(39–16) and the result is stored in AC1(39–16). Since SATD = 1 and an overflow is detected, AC1(39–16) = FF 8000h (saturation). The content of AC0(15–0) is subtracted from the content of AC1(15–0) and the result is stored in AC1(15–0). The maximum is stored in AC2. The content of TRN0 and TRN1 is shifted right 1 bit. AC0(31–16) is greater than AC1(31–16), AC0(39–16) is stored in AC2(39–16) and TRN0(15) is cleared to 0. AC0(15–0) is greater than AC1(15–0), AC0(15–0) is stored in AC2(15–0) and TRN1(15) is cleared to 0.

Before				After			
AC0	10	2400	2222	AC0	10	2400	2222
AC1	90	0000	0000	AC1	FF	8000	DDDE
AC2	00	0000	0000	AC2	10	2400	2222
SATD			1	SATD			1
TRN0			1000	TRN0			0800
TRN1			0100	TRN1			0800
ACOV1			0	ACOV1			1
CARRY			1	CARRY			0

# Compare and Select Accumulator Content Maximum

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[2a]	DMAXDIFF AC	k, AC	Cy, ACz, ACw, TRN0		Yes	3	1	Х
[2b]	DMAXDIFF AC	k, AC	Cy, ACz, ACw, TRN1		Yes	3	1	Х
Opcode	e	TF	RN0	0001	000E DD	SS 11	101   SSD	D xxx0
		TF	RN1	0001	000E DD	ss 11	101   SSD	D xxx1
Operan	nds	AC	w, ACx, ACy, ACz, TRNx					
Descrip	otion		s instruction performs a sir s instruction performs a m	•		selection	on in the D	)-unit ALU.
			ACx and ACy are the two	source	accumulator	S.		
			The difference between the ACw.	ne source	e accumulato	ors is st	tored in ac	ccumulator
			The subtraction computa	tion is ed	quivalent to t	he sub	traction in	nstruction.
			Overflow detection and subtraction borrow bit is r is the logical complement	eported	in the CARR	Y statu		
			When an overflow is dete	ected, the	e accumulato	or is sa	turated ac	ccording to
			The extremum between the ACz.	ne source	e accumulato	ors is st	tored in ac	ccumulator
			The extremum computate maximum instruction. Ho the extremum search but	wever, th	ne CARRY s	tatus b	oit is not u	
			According to the extremuthe MSBs to the LSBs. If cleared to 0; otherwise, it	the extr	emum value			

```
If M40 = 0:
   TRNx = TRNx >> #1
   ACw(39-0) = ACy(39-0) - ACx(39-0)
   if (ACx(31-0) > ACy(31-0))
      \{ bit(TRNx, 15) = \#0 ; ACz(39-0) = ACx(39-0) \}
   else
      \{ bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) \}
If M40 = 1:
   TRNx = TRNx >> #1
   ACw(39-0) = ACy(39-0) - ACx(39-0)
   if (ACx(39-0) > ACy(39-0))
      \{ bit(TRNx, 15) = \#0 ; ACz(39-0) = ACx(39-0) \}
   else
      \{ bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) \}
```

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. However to ensure compatibility versus overflow detection and saturation of the destination accumulator, this instruction must be executed with M40 = 0.

**Status Bits** 

Affected by

C54CM, M40, SATD

Affects

ACOVw, CARRY

### Repeat

This instruction can be repeated.

Syntax	Description
DMAXDIFF AC0, AC1, AC2, AC3, TRN1	The difference is stored in AC3. The content of AC0 is subtracted from the content of AC1 and the result is stored in AC3. The maximum is stored in AC2. The content of TRN1 is shifted right 1 bit. AC0 is greater than AC1, AC0 is stored in AC2 and TRN1(15) is cleared to 0.

Before			After				
AC0	10 2400	2222	AC0	10	2400	2222	
AC1	00 8000	DDDE	AC1	00	8000	DDDE	
AC2	00 0000	0000	AC2	10	2400	2222	
AC3	00 0000	0000	AC3	F0	5C00	BBBC	
M40		1	M40			1	
SATD		1	SATD			1	
TRN1		0800	TRN1			0040	
ACOV3		0	ACOV3			0	
CARRY		0	CARRY			0	

MIN

Compare Accumulator, Auxiliary, or Temporary Register Content Minimum

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MIN [src,] dst	Yes	2	1	Х

### Opcode

0011 000E FSSS FDDD

### **Operands**

dst, src

### **Description**

This instruction performs a minimum comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0.

- ☐ When the destination operand (dst) is an accumulator:
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD.
  - The operation is performed on 40 bits in the D-unit ALU:

If M40 = 0, src(31-0) content is compared to dst(31-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(31-0) < dst(31-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1</pre>
```

If M40 = 1, src(39-0) content is compared to dst(39-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(39-0) < dst(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1</pre>
```

■ There is no overflow detection, overflow report, and saturation.

- When the destination operand (dst) is an auxiliary or temporary register:
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - The operation is performed on 16 bits in the A-unit ALU:

The src(15-0) content is compared to the dst(15-0) content. The extremum value is stored in dst.

```
step1: if (src(15-0) < dst(15-0))
step2:dst = src
```

There is no overflow detection and saturation.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. When the destination operand (dst) is an auxiliary or temporary register, the instruction execution is not impacted by the C54CM status bit. When the destination operand (dst) is an accumulator, this instruction always compares the source operand (src) with AC1 as follows:

- If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD
- The operation is performed on 40 bits in the D-unit ALU:

The src(39-0) content is compared to AC1(39-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1: if (src(39-0) < AC1(39-0))
step2: \{ CARRY = 0; dst(39-0) = src(39-0) \}
step3: { CARRY = 1; dst(39-0) = AC1(39-0) }
```

■ There is no overflow detection, overflow report, and saturation.

Status Bits Affected by C54CM, M40, SXMD

> Affects **CARRY**

Repeat This instruction can be repeated.

# See Also See the following other related instructions: CMP (Compare Memory with Immediate Value) CMP (Compare Accumulator, Auxiliary, or Temporary Register Content) CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND) CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR) MAX (Compare Accumulator, Auxiliary, or Temporary Register Content

### Example

Syntax	Description
MIN AC1, T1	The content of AC1(15–0) is greater than the content of T1, the content of T1
	remains the same and the CARRY status bit is set to 1.

☐ MINDIFF (Compare and Select Accumulator Content Minimum)

Before				After			
AC1	00	8000	0000	AC1	00	8000	0000
T1			8020	T1			8020
CARRY			0	CARRY			1

Maximum)

# **MINDIFF**

### Compare and Select Accumulator Content Minimum

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MINDIFF ACx, ACy, ACz, ACw	Yes	3	1	Х
[2]	DMINDIFF ACx, ACy, ACz, ACw, TRN	Yes	3	1	Χ
Descri		ms two paralleled 16-bit extrem performs a single 40-bit extren			

**Status Bits** Affected by C54CM, M40, SATD

ALU.

Affects ACOVw, CARRY

See Also See the following other related instructions:

- ☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)
- ☐ MAX (Compare and Select Accumulator Content Maximum)
- ☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

### Compare and Select Accumulator Content Minimum

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MINDIFF ACx, ACy, ACz, ACw	Yes	3	1	Х

### Opcode

0001 000E DDSS 1110 SSDD xxxx

### **Operands**

ACw, ACx, ACy, ACz

### Description

This instruction performs two paralleled 16-bit extremum selections in the D-unit ALU in one cycle. This instruction performs a dual minimum search.

The two operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulators are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit data path).

For each datapath (high and low):

- ☐ ACx and ACy are the source accumulators.
- ☐ The differences are stored in accumulator ACw.
- ☐ The subtraction computation is equivalent to the dual 16-bit subtractions instruction.
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVw) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFh (positive) and 8000h (negative).
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh (positive) and FF 8000h (negative).

- ☐ The extremum is stored in accumulator ACz.
- ☐ The extremum is searched considering the selected bit width of the accumulators:
  - for the lower 16-bit data path, the sign bit is extracted at bit position 15
  - for the higher 24-bit data path, the sign bit is extracted at bit position 31
- According to the extremum found, a decision bit is shifted in TRNx from the MSBs to the LSBs:
  - TRN0 tracks the decision for the high part data path
  - TRN1 tracks the decision for the low part data path

If the extremum value is the ACx high or low part, the decision bit is cleared to 0; otherwise, it is set to 1:

```
TRN0 = TRN0 >> #1

TRN1 = TRN1 >> #1

ACw(39-16) = ACy(39-16) - ACx(39-16)

ACw(15-0) = ACy(15-0) - ACx(15-0)

if (ACx(31-16) < ACy(31-16))

{ bit(TRN0, 15) = #0 ; ACz(39-16) = ACx(39-16) }

else

{ bit(TRN0, 15) = #1 ; ACz(39-16) = ACy(39-16) }

if (ACx(15-0) < ACy(15-0))

{ bit(TRN1, 15) = #0 ; ACz(15-0) = ACx(15-0) }

else

{ bit(TRN1, 15) = #1 ; ACz(15-0) = ACy(15-0) }
```

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit data path (overflow is detected at bit position 31).

**Status Bits** 

Affected by C54CM, SATD

Affects ACOVw, CARRY

Repeat

This instruction can be repeated.

## Example

Syntax	Description
MINDIFF AC0, AC1, AC2, AC1	The difference is stored in AC1. The content of AC0(39–16) is subtracted from the content of AC1(39–16) and the result is stored in AC1(39–16). Since SATD = 1 and an overflow is detected, AC1(39–16) = FF 8000h (saturation). The content of AC0(15–0) is subtracted from the content of AC1(15–0) and the result is stored in AC1(15–0). The minimum is stored in AC2 (sign bit extracted at bits 31 and 15). The content of TRN0 and TRN1 is shifted right 1 bit. AC0(31–16) is greater than or equal to AC1(31–16), AC1(39–16) is stored in AC2(39–16) and TRN0(15) is set to 1. AC0(15–0) is greater than or equal to AC1(15–0), AC1(15–0) is stored in AC2(15–0) and TRN1(15) is set to 1.

Before			After			
AC0	10 2400	2222	AC0	10	2400	2222
AC1	00 8000	DDDE	AC1	FF	8000	BBBC
AC2	10 2400	2222	AC2	00	8000	DDDE
SATD		1	SATD			1
TRN0		0800	TRN0			8400
TRN1		0040	TRN1			8020
ACOV1		0	ACOV1			1
CARRY		0	CARRY			1

5-234 Instruction Set Descriptions

## Compare and Select Accumulator Content Minimum

## **Syntax Characteristics**

					Parallel			
No.	Syntax				Enable Bit	Size	Cycles	Pipeline
[2a]	<b>DMINDIFF</b> ACX	, AC	y, ACz, ACw <b>, TRN0</b>		Yes	3	1	Χ
[2b]	<b>DMINDIFF</b> ACX	, AC	y, ACz, ACw <b>, TRN1</b>		Yes	3	1	Х
Opcode	e	TI	RN0	0001	000E DD	SS 11	l11   SSD	D xxx0
		TI	RN1	0001	000E DD	ss 1	lll SSD	D xxx1
Operan	ıds	AC	w, ACx, ACy, ACz, TRNx					
Descrip	otion		s instruction performs a sin s instruction performs a m			selection	on in the D	)-unit ALU.
			ACx and ACy are the two	source	accumulato	rs.		
			The difference between the ACw.	ne source	e accumulat	ors is st	tored in ac	ccumulator
			The subtraction computa	tion is ed	quivalent to	the sub	traction in	nstruction.
			Overflow detection and subtraction borrow bit is r is the logical complement	eported	in the CARI	RY stati		
			When an overflow is dete SATD.	cted, the	e accumulat	or is sa	turated ac	ccording to
			The extremum between the ACz.	ne source	e accumulat	ors is s	tored in ac	cumulator
			The extremum computate maximum instruction. Ho the extremum search but	wever, th	ne CARRY	status k	oit is not u	
			According to the extremuthe MSBs to the LSBs. If cleared to 0; otherwise, it	the extr	emum value			

```
If M40 = 0:
    TRNx = TRNx >> #1
```

```
 \begin{aligned} & \text{ACw}(39-0) = \text{ACy}(39-0) - \text{ACx}(39-0) \\ & \text{if } (\text{ACx}(31-0) < \text{ACy}(31-0)) \\ & \left\{ \text{bit}(\text{TRNx}, 15) = \#0 \; ; \; \text{ACz}(39-0) = \text{ACx}(39-0) \right\} \\ & \text{else} \\ & \left\{ \text{bit}(\text{TRNx}, 15) = \#1 \; ; \; \text{ACz}(39-0) = \text{ACy}(39-0) \right\} \end{aligned}
```

#### If M40 = 1:

```
TRNx = TRNx >> #1
ACw(39-0) = ACy(39-0) - ACx(39-0)
if (ACx(39-0) < ACy(39-0))
{ bit(TRNx, 15) = #0 ; ACz(39-0) = ACx(39-0) }
else
{ bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) }
```

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. However to ensure compatibility versus overflow detection and saturation of the destination accumulator, this instruction must be executed with M40 = 0.

Status Bits Affected by C54CM, M40, SATD

Affects ACOVw, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
DMINDIFF AC0, AC1, AC2, AC3, TRN0	The difference is stored in AC3. The content of AC0 is subtracted from the content of AC1 and the result is stored in AC3. The minimum is stored in AC2. The content of TRN0 is shifted right 1 bit. If AC0 is less than AC1, AC0 is stored in AC2 and TRN0(15) is cleared to 0; otherwise, AC1 is stored in AC2 and TRN0(15) is set to 1.

#### mmap

#### Memory-Mapped Register Access Qualifier

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	mmap	No	1	1	D

**Opcode** 1001 1000

#### **Operands**

none

#### **Description**

This is an operand qualifier that can be paralleled with any instruction making a Smem or Lmem direct memory access (dma). This operand qualifier allows you to locally prevent the dma access from being relative to the data stack pointer (SP) or the local data page register (DP). It forces the dma access to be relative to the memory-mapped register (MMR) data page start address, 00 0000h.

This operand qualifier cannot be executed:

- as a stand-alone instruction (assembler generates an error message)
- in parallel with instructions not embedding an Smem or Lmem data memory operand
- in parallel with instructions loading or storing a byte to a register (see Load Accumulator, Auxiliary, or Temporary Register from Memory instructions [2] and [3]; Load Accumulator from Memory instructions [2] and [3]; and Store Accumulator, Auxiliary, or Temporary Register Content to Memory instructions [2] and [3])

The MMRs are mapped as 16-bit data entities between addresses 0h and 5Fh. The scratch-pad memory that is mapped between addresses 60h and 7Fh of each main data pages of 64K words cannot be accessed through this mechanism.

Any instruction using the mmap modifier cannot be combined with any other user-defined parallelism instruction. The following instruction is not valid:

The following instruction is valid:

```
MOV AR1, @BSAC
```

## **mmap** Memory–Mapped Register Access Qualifier

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV AC0, T2	The content of AC0(15–0) is copied into T2.
mmap	

#### Load Accumulator from Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV [rnd(]Smem << Tx[)], ACx	No	3	1	Х
[2]	MOV low_byte(Smem) << #SHIFTW, ACx	No	3	1	X
[3]	MOV high_byte(Smem) << #SHIFTW, ACx	No	3	1	X
[4]	MOV Smem << #16, ACx	No	2	1	X
[5]	MOV [uns(]Smem[)], ACx	No	3	1	X
[6]	MOV [uns(]Smem[)] << #SHIFTW, ACx	No	4	1	X
[7]	MOV[40] dbl(Lmem), ACx	No	3	1	X
[8]	MOV Xmem, Ymem, ACx	No	3	1	Х

**Description** This instruction loads a 16-bit signed constant, K16, the content of a memory (Smem) location, the content of a data memory operand (Lmem), or the content of dual data memory operands (Xmem and Ymem) to a selected accumulator (ACx). Status Bits Affected by C54CM, M40, RDM, SATD, SXMD Affects **ACOV**x See Also See the following other related instructions: ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory) ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory) ☐ MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory) MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value) ☐ MOV (Load Auxiliary or Temporary Register Pair from Memory)

Accumulator Content to Memory)

☐ MOV::MOV (Load Accumulator from Memory with Parallel Store

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV [rnd(]Smem << Tx[)], ACx	No	3	1	Χ

# **Opcode** | 1101 | 1101 | AAAA AAAI | x%DD ss11

ACx = Smem << Tx

Operands ACx, Smem, Tx

**Description**This instruction loads the content of a memory (Smem) location shifted by the content of Tx to the accumulator (ACx):

- ☐ The input operand is sign extended to 40 bits according to SXMD.
- The input operand is shifted by the 4-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.
- □ Rounding is performed in the D-unit shifter according to RDM, if the optional rnd keyword is applied to the input operand.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation. The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the value is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, M40, RDM, SATD, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR3 << T0, AC0	AC0 is loaded with the content addressed by AR3 shifted by the content of T0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV low_byte(Smem) << #SHIFTW, ACx	No	3	1	Х

Opcode | 1110 0001 | AAAA AAAI | DDSH IFTW

Operands ACx, SHIFTW, Smem

**Description**This instruction loads the low-byte content of a memory (Smem) location shifted by the 6-bit value, SHIFTW, to the accumulator (ACx):

ACx = low\_byte(Smem) << #SHIFTW

- ☐ The content of the memory location is sign extended to 40 bits according to SXMD.
- The input operand is shifted by the 6-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
MOV low_byte(*AR3) << #31, AC0	The low-byte content addressed by AR3 is shifted left by 31 bits
	and loaded into AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV high_byte(Smem) << #SHIFTW, ACx	No	3	1	Х

Opcode | 1110 0010 | AAAA AAAI | DDSH IFTW

Operands

ACx, SHIFTW, Smem

Description

This instruction loads the high-byte content of a memory (Smem) location shifted by the 6-bit value, SHIFTW, to the accumulator (ACx):

ACx = high\_byte(Smem) << #SHIFTW

- ☐ The content of the memory location is sign extended to 40 bits according to SXMD.
- The input operand is shifted by the 6-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

Status Bits

Affected by

C54CM, M40, SATD, SXMD

Affects

**ACOVx** 

Repeat

This instruction can be repeated.

Syntax	Description
3 = 7 ( , , , ,	The high-byte content addressed by AR3 is shifted left by 31 bits and loaded into AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MOV Smem << #16, ACx	No	2	1	Х

Opcode | 1011 00DD | AAAA AAAI

Operands ACx, Smem

**Description** This instruction loads the content of a memory (Smem) location shifted left by

16 bits to the accumulator (ACx):

ACx = Smem << #16

☐ The input operand is sign extended to 40 bits according to SXMD.

☐ The shift operation is equivalent to the signed shift instruction.

☐ The input operand is shifted left by 16 bits according to M40.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, overflow detection, report, and saturation is done after the shifting

operation.

Status Bits Affected by C54CM, M40, SATD, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR3+ << #16, AC1	The content addressed by AR3 shifted left by 16 bits is loaded into AC1. AR3
	is incremented by 1.

Before				After			
AC1	00	0200	FC00	AC1	00	3400	0000
AR3			0200	AR3			0201
200			3400	200			3400

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MOV [uns(]Smem[)], ACx	No	3	1	Χ

### Opcode

| 1101 | 1111 | AAAA | AAAI | xxDD | 010u

#### **Operands**

ACx, Smem

#### Description

This instruction loads the content of a memory (Smem) location to the accumulator (ACx):

ACx = Smem

- ☐ The memory operand is extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- ☐ The load operation in the accumulator uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by

Affects

SXMD none

## Repeat

This instruction can be repeated.

Syntax	Description
MOV uns(*AR3), AC0	The content addressed by AR3 is zero extended to 40 bits and loaded into AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MOV [uns(]Smem[)] << #SHIFTW, ACx	No	4	1	Χ

#### Opcode

| 1111 1001 | AAAA AAAI | uxSH IFTW | xxDD 10xx

#### **Operands**

ACx, SHIFTW, Smem

#### Description

This instruction loads the content of a memory (Smem) location, shifted by the 6-bit value, SHIFTW, to the accumulator (ACx):

ACx = Smem << #SHIFTW

- ☐ The memory operand is extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- The input operand is shifted by the 6-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVx

#### Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

Syntax	Description
MOV uns(*AR3) << #31, AC0	The content addressed by AR3 is zero extended to 40 bits, shifted left by
	31 bits, and loaded into AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MOV[40] dbl(Lmem), ACx	No	3	1	Х

Opcode | 1110 1101 AAAA AAAI | xxDD 100g

Operands ACx, Lmem

**Description** This instruction loads the content of data memory operand (Lmem) to the

accumulator (ACx):
ACx = dbl(Lmem)

☐ The input operand is sign extended to 40 bits according to SXMD.

☐ The load operation in the accumulator uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

☐ Status bit M40 is locally set to 1, if the optional 40 keyword is applied to the input operand.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40, SATD, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
	The content (long word) addressed by AR3 and AR3 + 1 is loaded into AC0. Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	MOV Xmem, Ymem, ACx	No	3	1	Χ

Opcode

1000 0001 XXXM MMYY YMMM 10DD

**Operands** 

ACx, Xmem, Ymem

Description

This instruction performs a dual 16-bit load of accumulator high and low parts:

LO(ACx) = Xmem:: HI(ACx) = Ymem

The operation is executed in dual 16-bit mode; however, it is independent of the 40-bit D-unit ALU. The 16 lower bits of the accumulator are separated from the higher 24 bits and the 8 guard bits are attached to the higher 16-bit datapath.

- ☐ The data memory operand Xmem is loaded as a 16-bit operand to the destination accumulator (ACx) low part. And, according to SXMD the data memory operand Ymem is sign extended to 24 bits and is loaded to the destination accumulator (ACx) high part.
- ☐ For the load operations in higher accumulator bits, overflow detection is performed at bit position 31. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ If SATD is 1 when an overflow is detected on the higher data path, a saturation is performed with saturation value of 00 7FFFh.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, this instruction is executed as if SATD was locally cleared to 0.

**Status Bits** 

Affected by

C54CM, M40, SATD, SXMD

Affects

**ACOV**x

Repeat

This instruction can be repeated.

Syntax	Description
MOV *AR3, *AR4, AC0	The content at the location addressed by AR4, sign extended to 24 bits, is loaded into AC0(39–16) and the content at the location addressed by AR3 is loaded into AC0(15–0).

### Load Accumulator Pair from Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmem), pair(HI(ACx))	No	3	1	Х
[2]	MOV dbl(Lmem), pair(LO(ACx))	No	3	1	X

Description This instruction loads the content of a data memory operand (Lmem) to the selected accumulator pair, ACx and AC(x + 1). **Status Bits** Affected by C54CM, M40, SATD, SXMD ACOVx, ACOV(x + 1)Affects See Also See the following other related instructions: from Memory) ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory) ☐ MOV (Load Accumulator with Immediate Value) MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory) MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value) ☐ MOV (Load Auxiliary or Temporary Register Pair from Memory) ☐ MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

## **Syntax Characteristics**

Na	Country			Parallel	C:	Cuala-	Din alin -
No.	Syntax			Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmer	m), pair(HI(ACx))		No	3	1	Х
Opcode	e		1110	1101 AAA	A AA	AI   xxD	DD 101x
Operar	nds	ACx, Lmem					
Descrip	ption	the 16 highest	n loads the 16 highest b bits of the accumulator operand (Lmem) to the 1	(ACx) and I	oads t	he 16 lov	vest bits of
		pair(HI(ACx)	) = Lmem				
		<del>-</del>	peration in the accumulanit ALU, the D-unit shifte			•	dependent
		☐ Valid accu	mulators are AC0 and A	AC2.			
		Compatibility	with C54x devices (C	54CM = 1)			
			ruction is executed with Noverflow detection, repo		•	•	
Status	Bits	Affected by	C54CM, M40, SATD,	SXMD			
		Affects	ACOVx, ACOV(x + 1)	1			

## Repeat

This instruction can be repeated.

Syntax	Description
MOV dbl(*AR3+), pair(HI(AC2))	The 16 highest bits of the content at the location addressed by AR3 are loaded into AC2(31–16) and the 16 lowest bits of the content at the location addressed by AR3 + 1 are loaded into AC3(31–16). AR3 is incremented by 1.

Before				After				
AC2	00	0200	FC00	AC2	00	3400	0000	
AC3	00	0000	0000	AC3	00	0FD3	0000	
AR3			0200	AR3			0201	
200			3400	200			3400	
201			0FD3	201			0FD3	

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV dbl(Lmem), pair(LO(ACx))	No	3	1	Χ

Opcode | 1110 1101 AAAA AAAI | xxDD 110x

Operands ACx, Lmem

**Description**This instruction loads the 16 highest bits of data memory operand (Lmem) to the 16 lowest bits of the accumulator (ACx) and loads the 16 lowest bits of data

memory operand (Lmem) to the 16 lowest bits of accumulator AC(x + 1):

pair(LO(ACx)) = Lmem

☐ The load operation in the accumulator uses a dedicated path independent

of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

■ Valid accumulators are AC0 and AC2.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV dbl(*AR3), pair(LO(AC0))	The 16 highest bits of the content at the location addressed by AR3 are loaded into AC0(15–0) and the 16 lowest bits of the content at the location addressed by AR3 + 1 are loaded into AC1(15–0).

#### Load Accumulator with Immediate Value

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MOV</b> K16 << <b>#16</b> , ACx	No	4	1	Х
[2]	MOV K16 << #SHFT, ACx	No	4	1	Х
Descri	This instruction loads a 16-bit sign (ACx).	ed constant, K16,	to a se	elected ac	ccumulator

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> **ACOV**x Affects

See Also See the following other related instructions:

- ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)
- ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)

- ☐ MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)
- MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value)
- ☐ MOV (Load Auxiliary or Temporary Register Pair from Memory)
- ☐ MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

## Load Accumulator with Immediate Value

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV K16 << #	<b>16,</b> ACx			No	4	1	Х
Opcod	e		0111	1010   KKKK	KKKK KKK	CK KK	KK xxD	D 101x
Operar	nds	ACx, K16						
Descri	ption	This instruction loads the 16-bit signed constant, K16, shifted left by 16 bits to the accumulator (ACx):						
		ACx = K16 <<	#16					
		☐ The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.						
		☐ The shift operation is equivalent to the signed shift instruction.						
		☐ The input operand is shifted left by 16 bits according to M40.						
		Compatibility with C54x devices (C54CM = 1)						
		When this instruction is executed with $M40 = 0$ , compatibility is ensured. When $C54CM = 1$ , overflow detection, report, and saturation is done after the shifting operation.						
Status	Bits	Affected by	C54CM	, M40, SATD,	SXMD			
		Affects	ACOVx					
Repeat	t	This instruction	n can be r	epeated.				

Syntax	Description
MOV #-2 << #16, AC0	AC0 is loaded with the signed 16-bit value (-2) shifted left by 16 bits.

#### Load Accumulator with Immediate Value

### **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV K16 << #SHFT, A	\Cx		No	4	1	X
Opcode	e	0111	0101 KKKK	кккк ккк	K KK	KK   xxD	D SHFT
Operands ACx, K16,		K16, SHFT					
<b>Description</b> This instruc		instruction loads t	he 16-bit signed	d constant, K	16, shi	fted left b	by the 4-bit

ACx = K16 << #SHFT

- ☐ The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.
- ☐ The input operand is shifted by the 4-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.

### Compatibility with C54x devices (C54CM = 1)

value, SHFT, to the accumulator (ACx):

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SXMD

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV #-2 << #15, AC0	AC0 is loaded with the signed 16-bit value (–2) shifted left by 15 bits.

Load Accumulator, Auxiliary, or Temporary Register from Memory

### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	MOV Smem, dst	No	2	1	Х
[2]	MOV [uns(]high_byte(Smem)[)], dst	No	3	1	X
[3]	MOV [uns(]low_byte(Smem)[)], dst	No	3	1	Χ

Description This instruction loads the content of a memory (Smem) location to a selected destination (dst) register. Affected by **Status Bits** M40, SXMD Affects none See Also See the following other related instructions: ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory) ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory) ☐ MOV (Load Accumulator from Memory) ☐ MOV (Load Accumulator Pair from Memory) ☐ MOV (Load Accumulator with Immediate Value) MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value) Memory) ☐ MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

### Load Accumulator, Auxiliary, or Temporary Register from Memory

#### Syntax Characteristics

[1] MOV Smem det No. 2 1	No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	[1]	MOV Smem, dst	No	2	1	Х

## Opcode

1010 FDDD AAAA AAAI

## Operands

dst, Smem

#### Description

This instruction loads the content of a memory (Smem) location to the destination (dst) register.

dst = Smem

- ☐ When the destination register is an accumulator:
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The content of the memory location is sign extended to 16 bits.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by

Affects

M40, SXMD

# Repeat

This instruction can be repeated.

none

Syntax	Description
MOV *AR3+, AR1	AR1 is loaded with the content addressed by AR3. AR3 is incremented by 1.

Before		After	
AR1	FC00	AR1	3400
AR3	0200	AR3	0201
200	3400	200	3400

### Load Accumulator, Auxiliary, or Temporary Register from Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV [uns(]high_byte(Smem)[)], dst	No	3	1	Χ

#### Opcode

| 1101 | 1111 | AAAA | AAAI | FDDD | 000u

#### **Operands**

dst, Smem

#### Description

This instruction loads the high-byte content of a memory (Smem) location to the destination (dst) register:

dst = high\_byte(Smem)

- ☐ When the destination register is an accumulator:
  - The memory operand is extended to 40 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The memory operand is extended to 16 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 16 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 16 bits regardless of SXMD.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.
- In this instruction, Smem cannot reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SXMD

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV uns(high_byte(*AR3)), AC0	The high-byte content addressed by AR3 is zero extended to 40 bits and loaded into AC0.

### Load Accumulator, Auxiliary, or Temporary Register from Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV [uns(]low_byte(Smem)[)], dst	No	3	1	Χ

#### Opcode

| 1101 1111 | AAAA AAAI | FDDD 001u

#### **Operands**

dst, Smem

#### Description

This instruction loads the low-byte content of a memory (Smem) location to the destination (dst) register:

dst = low\_byte(Smem)

- ☐ When the destination register is an accumulator:
  - The memory operand is extended to 40 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The memory operand is extended to 16 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 16 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 16 bits regardless of SXMD.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.
- In this instruction, Smem cannot reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SXMD

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV uns(low_byte(*AR3)), AC0	The low-byte content addressed by AR3 is zero extended to 40 bits
	and loaded into ACO.

Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	MOV k4, dst	Yes	2	1	Х
[2]	MOV -k4, dst	Yes	2	1	X
[3]	MOV K16, dst	No	4	1	X

Description

This instruction loads a 4-bit unsigned constant, k4; the 2s complement representation of the 4-bit unsigned constant; or a 16-bit signed constant, K16, to a selected destination (dst) register.

Status Bits

Affected by M40, SXMD

Affects none

See Also

See the following other related instructions:

MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)

- MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)
   MOV (Load Accumulator from Memory)
- ☐ MOV (Load Accumulator Pair from Memory)
- ☐ MOV (Load Accumulator with Immediate Value)
- ☐ MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)
- ☐ MOV (Load Auxiliary or Temporary Register Pair from Memory)

## Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

## **Syntax Characteristics**

No. Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1] <b>MOV</b> k4, dst					Yes	2	1	Х
Opcode					001	L1 11	.0E   kkk	k FDDD
Operands	dst, k	4						
Description	This i		n loads the 4	-bit unsigne	ed constant,	k4, to t	the destir	nation (dst)
	dst :	= k4						
	□ V	Vhen the	destination i	egister is a	n accumulat	or:		
		The 4-	bit constant	, k4, is zero	extended to	40 bit	S.	
	•		endent of th		tination regis LU, the D-u			•
	□ V	Vhen the	destination i	egister is a	n auxiliary o	r tempo	orary reg	ister:
		The 4-	bit constant	, k4, is zero	extended to	16 bit	s.	
			ad operatior endent of the		tination regis J.	ster use	es a dedi	cated path
	Com	patibility	with C54x	devices (C	54CM = 1)			
	Wher	n this inst	ruction is ex	ecuted with	M40 = 0, co	mpatib	oility is er	sured.
Status Bits	Affec	ted by	M40					
	Affec	ts	none					
Repeat	This i	instruction	n can be rep	eated.				
Example			·					

AC0 is loaded with the unsigned 4-bit value (2).

Description

**Syntax** 

MOV #2, AC0

## Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV -k4, dst	Yes	2	1	Χ

Opcode 0011 111E kkkk FDDD

**Operands** 

dst, k4

Description

This instruction loads the 2s complement representation of the 4-bit unsigned constant, k4, to the destination (dst) register:

dst = -k4

- ☐ When the destination register is an accumulator:
  - The 4-bit constant, k4, is negated in the I-unit, loaded into the accumulator, and sign extended to 40 bits before being processed by the D-unit as a signed constant.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The 4-bit constant, k4, is zero extended to 16 bits and negated in the I-unit before being processed by the A-unit as a signed K16 constant.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV #-2, AC0	AC0 is loaded with a 2s complement representation of the unsigned 4-bit value (2).

## Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV K16, dst				No	4	1	Х
Opcod	e		0111 0	110 KKKK	KKKK KK	KK KK	KK   FDD	DD 10xx
Operands		dst, K16						
Descri	ption	This instructio register:	This instruction loads the 16-bit signed constant, K16, to the destination (dst) register:					
		dst = K16						
		_		register is an 0 bits accord			6-bit con	stant, K16,
		☐ When the destination register is an auxiliary or temporary register, the load operation in the destination register uses a dedicated path independent of the A-unit ALU.						
		Compatibility with C54x devices (C54CM = 1)						
		When this inst	truction is e	executed with	M40 = 0, co	mpatik	oility is en	sured.
Status	Bits	Affected by	M40, SX	MD				
		Affects	none					
Repea	t	This instruction	on can be re	epeated.				
Examp	le							
Syntax	(	Description						

AC1 is loaded with the signed 16-bit value (248).

AC1 00 0200 FC00 AC1 00 0000 00F8

MOV #248, AC1

Load Auxiliary or Temporary Register Pair from Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmem), pair(TAx)	No	3	1	Х

## Opcode

1110 1101 AAAA AAAI FDDD 111x

Operands Lmem, TAx

**Description**This instruction loads the 16 highest bits of data memory operand (Lmem) to the temporary or auxiliary register (TAx) and loads the 16 lowest bits of data

memory operand (Lmem) to temporary or auxiliary register TA(x + 1):

pair(TAx) = Lmem

The load operation in the temporary or auxiliary register uses a dedicated path independent of the A-unit ALU.

☐ Valid auxiliary registers are AR0, AR2, AR4, and AR6.

☐ Valid temporary registers are T0 and T2.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ AMOV (Modify Auxiliary or Temporary Register Content)

☐ MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)

☐ MOV Load Accumulator, Auxiliary, or Temporary Register with Immediate

Value)

Syntax	Description
	The 16 highest bits of the content at the location addressed by AR2 are loaded into T0 and the 16 lowest bits of the content at the location addressed by AR2 + 1 are loaded into T1.

## Load CPU Register from Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Smem, BK03	No No	3	1	X
[2]	MOV Smem, BK47	No	3	1	X
[3]	MOV Smem, BKC	No	3	1	X
[4]	MOV Smem, BSA01	No	3	1	Χ
[5]	MOV Smem, BSA23	No	3	1	Χ
[6]	MOV Smem, BSA45	No	3	1	X
[7]	MOV Smem, BSA67	No	3	1	X
[8]	MOV Smem, BSAC	No	3	1	X
[9]	MOV Smem, BRC0	No	3	1	X
[10]	MOV Smem, BRC1	No	3	1	X
[11]	MOV Smem, CDP	No	3	1	X
[12]	MOV Smem, CSR	No	3	1	X
[13]	MOV Smem, DP	No	3	1	X
[14]	MOV Smem, DPH	No	3	1	X
[15]	MOV Smem, PDP	No	3	1	X
[16]	MOV Smem, SP	No	3	1	X
[17]	MOV Smem, SSP	No	3	1	X
[18]	MOV Smem, TRN0	No	3	1	X
[19]	MOV Smem, TRN1	No	3	1	X
[20]	MOV dbl(Lmem), RETA	No	3	5	X

**Opcode** See Table 5–1 (page 5-267).

Operands Lmem, Smem

#### Description

Instructions [1] through [19] load the content of a memory (Smem) location to the destination CPU register. This instruction uses a dedicated datapath independent of the A-unit ALU and the D-unit operators to perform the operation. The content of the memory location is zero extended to the bitwidth of the destination CPU register.

The operation is performed in the execute phase of the pipeline. There is a 3-cycle latency between PDP, DP, SP, SSP, CDP, BSAx, BKx, BRCx, and CSR loads and their use in the address phase by the A-unit address generator units or by the P-unit loop control management.

For instruction [10], when BRC1 is loaded, the block repeat save register (BRS1) is also loaded with the same value.

Instruction [20] loads the content of data memory operand (Lmem) to the 24-bit RETA register (the return address of the calling subroutine) and to the 8-bit CFCT register (active control flow execution context flags of the calling subroutine):

The 16 highest bits of Lmem are loaded into the CFCT register and into

_	the 8 highe	st bits of the RETA register.		
	The 16 lowest bits of Lmem are loaded into the 16 lowest bits of the F register.			
		uction [20] is decoded, the CPU pipeline is flushed and the is executed in 5 cycles, regardless of the instruction context.		
Aff	ected by	none		
Aff	ects	none		
Instructions [13] and [20] cannot be repeated; all other instructions can be repeated.				
Se	e the followi	ng other related instructions:		
	MOV (Load	CPU Register with Immediate Value)		

**Status Bits** 

Repeat

See Also

Table 5–1. Opcodes for Load CPU Register from Memory Instruction

No.	Syntax	Opcode
[1]	MOV Smem, BK03	1101 1100 AAAA AAAI 1001 xx10
[2]	MOV Smem, BK47	1101 1100 AAAA AAAI 1010 xx10
[3]	MOV Smem, BKC	1101 1100 AAAA AAAI 1011 xx10
[4]	MOV Smem, BSA01	1101 1100 AAAA AAAI 0010 xx10
[5]	MOV Smem, BSA23	1101 1100 AAAA AAAI 0011 xx10
[6]	MOV Smem, BSA45	1101 1100 AAAA AAAI 0100 xx10
[7]	MOV Smem, BSA67	1101 1100 AAAA AAAI 0101 xx10
[8]	MOV Smem, BSAC	1101 1100 AAAA AAAI 0110 xx10
[9]	MOV Smem, BRC0	1101 1100 AAAA AAAI x001 xx11
[10]	MOV Smem, BRC1	1101 1100 AAAA AAAI x010 xx11
[11]	MOV Smem, CDP	1101 1100 AAAA AAAI 0001 xx10
[12]	MOV Smem, CSR	1101 1100 AAAA AAAI x000 xx11
[13]	MOV Smem, DP	1101 1100 AAAA AAAI 0000 xx10
[14]	MOV Smem, DPH	1101 1100 AAAA AAAI 1100 xx10
[15]	MOV Smem, PDP	1101 1100 AAAA AAAI 1111 xx10
[16]	MOV Smem, SP	1101 1100 AAAA AAAI 0111 xx10
[17]	MOV Smem, SSP	1101 1100 AAAA AAAI 1000 xx10
[18]	MOV Smem, TRN0	1101 1100 AAAA AAAI x011 xx11
[19]	MOV Smem, TRN1	1101 1100 AAAA AAAI x100 xx11
[20]	MOV dbl(Lmem), RETA	1110 1101 AAAA AAAI xxxx 011x

### Load CPU Register with Immediate Value

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV k12, BK03	Yes	3	1	AD
[2]	MOV k12, BK47	Yes	3	1	AD
[3]	MOV k12, BKC	Yes	3	1	AD
[4]	MOV k12, BRC0	Yes	3	1	AD
[5]	MOV k12, BRC1	Yes	3	1	AD
[6]	MOV k12, CSR	Yes	3	1	AD
[7]	MOV k7, DPH	Yes	3	1	AD
[8]	MOV k9, PDP	Yes	3	1	AD
[9]	MOV k16, BSA01	No	4	1	AD
[10]	MOV k16, BSA23	No	4	1	AD
[11]	MOV k16, BSA45	No	4	1	AD
[12]	MOV k16, BSA67	No	4	1	AD
[13]	MOV k16, BSAC	No	4	1	AD
[14]	MOV k16, CDP	No	4	1	AD
[15]	MOV k16, DP	No	4	1	AD
[16]	MOV k16, SP	No	4	1	AD
[17]	MOV k16, SSP	No	4	1	AD

Opcode

See Table 5-2 (page 5-269).

**Operands** 

kx

**Description** 

This instruction loads the unsigned constant, kx, to the destination CPU register. This instruction uses a dedicated datapath independent of the A-unit ALU and the D-unit operators to perform the operation. The constant is zero extended to the bitwidth of the destination CPU register.

For instruction [5], when BRC1 is loaded, the block repeat save register (BRS1) is also loaded with the same value.

The operation is performed in the address phase of the pipeline.

Affected by **Status Bits** none Affects none Repeat Instruction [15] cannot be repeated; all other instructions can be repeated. See Also See the following other related instructions: ☐ MOV (Load CPU Register from Memory)

Table 5–2. Opcodes for Load CPU Register with Immediate Value Instruction

No.	Syntax				Орс	ode			
[1]	MOV k12, BK03	(	0001	011E	kkkk	kkkk	kkkk	0100	
[2]	MOV k12, BK47	(	0001	011E	kkkk	kkkk	kkkk	0101	
[3]	MOV k12, BKC	(	0001	011E	kkkk	kkkk	kkkk	0110	
[4]	MOV k12, BRC0	(	0001	011E	kkkk	kkkk	kkkk	1001	
[5]	MOV k12, BRC1	(	0001	011E	kkkk	kkkk	kkkk	1010	
[6]	MOV k12, CSR	(	0001	011E	kkkk	kkkk	kkkk	1000	
[7]	MOV k7, DPH	(	0001	011E	xxxx	xkkk	kkkk	0000	
[8]	MOV k9, PDP	(	0001	011E	xxxk	kkkk	kkkk	0011	
[9]	MOV k16, BSA01	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	011x
[10]	MOV k16, BSA23	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	100x
[11]	MOV k16, BSA45	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	101x
[12]	MOV k16, BSA67	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	110x
[13]	MOV k16, BSAC	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	111x
[14]	MOV k16, CDP	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	010x
[15]	MOV k16, DP	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	000x
[16]	MOV k16, SP	0111 1	1000	kkkk	kkkk	kkkk	kkkk	xxx1	000x
[17]	MOV k16, SSP	0111	1000	kkkk	kkkk	kkkk	kkkk	xxx0	001x

## Load Extended Auxiliary Register from Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmem), XAdst	No	3	1	X

1110 1101 AAAA AAAI XDDD 1111 Opcode

**Operands** Lmem, XAdst

Description This instruction loads the lower 23 bits of the data addressed by data memory

operand (Lmem) to the 23-bit destination register (XARx, XSP, XSSP, XDP, or

XCDP).

XAdst = dbl(Lmem)

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ AMAR (Modify Extended Auxiliary Register Content)

AMOV (Load Extended Auxiliary Register with Immediate Value)

MOV (Move Extended Auxiliary Register Content)

☐ MOV (Store Extended Auxiliary Register Content to Memory)

Syntax	Description
MOV dbl(*AR3), XAR1	The 7 lowest bits of the content at the location addressed by AR3 and the 16 bits
	of the content at the location addressed by AR3 + 1 are loaded into XAR1.

Before		After	
XAR1	00 0000	XAR1	12 0FD3
AR3	0200	AR3	0200
200	3492	200	3492
201	0FD3	201	0FD3

# Load Memory with Immediate Value

## **Syntax Characteristics**

No.	Syntax					Parallel Enable B		Cycles	Pipeline
[1]	MOV K8, Smem	1				No	3	1	Х
[2]	MOV K16, Smem					No	4	1	Х
Opcode	e	K8			1110	0110	AAAA AA	AAI KKK	K KKKK
		К16	1111	1011	AAAA	AAAI	KKKK KI	KKK KKK	K KKKK
Operan	ıds	Kx, Smem							
Descrip	otion	These instructions initialize a data memory location. These instructions store an 8-bit signed constant, K8, or a 16-bit signed constant, K16, to a memory (Smem) location. They use a dedicated datapath to perform the operation.							
		For instruction [1], the immediate value is always signed exter before being stored in memory.					extended	to 16 bits	
Status	Bits	Affected by	none						
		Affects	none						
Repeat	Instruction [1] can be repeated. Instruction [2] cannot be repeated when using other addressing mode to access the memory ope (Smem); when using other addressing modes, this instruction car repeated.						y operand		
See Als	50	See the following other related instructions:							
		☐ MOV (Mov	e Memo	ory to Me	emory)				

Syntax	Description
MOV #248, *(#0501h)	The signed 16-bit value (248) is loaded to address 501h.

Before		After	
0501	FC00	0501	F800

## Move Accumulator Content to Auxiliary or Temporary Register

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV HI(ACx), TAx	Yes	2	1	Х

Opcode 0100 010E 00SS FDDD

Operands ACx, TAx

**Description** This instruction moves the high part of the accumulator, ACx(31–16), to the

destination auxiliary or temporary register (TAx):

TAx = HI(ACx)

The 16-bit move operation is performed in the A-unit ALU.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ MOV (Move Accumulator, Auxiliary, or Temporary Register Content)

#### **Example**

Syntax	Description
MOV HI(AC0), AR2	The content of AC0(31–16) is copied to AR2.

 Before
 After

 ACO
 01 E500 0030
 ACO
 01 E500 0030

 AR2
 0200 AR2
 E500

# Move Accumulator, Auxiliary, or Temporary Register Content

## **Syntax Characteristics**

No.	Syntax						Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV src, dst						Yes	2	1	Х
Opcod	e						00	10 00	)1E FSS	SS FDDD
Operar	nds	dst	t, src							
Description					n moves th t) register:	ne content	of the sou	urce (s	rc) regis	ster to the
		ds	t = sı	rc						
			Whei	n the o	destination (	dst) registe	r is an accu	mulato	r:	
			<b>■</b> T	he 40	-bit move o	peration is p	performed ir	the D	-unit ALL	J.
				Ouring ∕/40:	the 40-bit m	ove operati	on, an overfl	ow is d	etected a	ccording to
			•	the	destination	accumulat	or overflow	status	bit (ACO	Vx) is set.
			•	• the	destination	register (A	.Cx) is satur	ated ad	ccording	to SATD.
			1		source (src) Bs of the sou ID.	-	-		-	_
			Whei	n the o	destination (	dst) registe	r is an auxil	iary or	temporar	y register:
			<b>■</b> T	he 16	-bit move o	peration is p	performed ir	the A	unit ALU	١.
					source (src) ulator are us	_			the 16 L	SBs of the
		Co	mpati	bility	with C54x	devices (C	54CM = 1)			
		Wł	nen thi	s instr	uction is exe	ecuted with	M40 = 0, co	ompatik	oility is er	nsured.
Status	Bits	Aff	ected	by	M40, SATI	D, SXMD				
		Aff	ects		ACOVx					
Repeat	ŧ	Th	is instr	uction	can be rep	eated.				
See Al	so	Se	e the f	ollowi	ng other rela	ated instruc	tions:			
			MOV	(Mov	e Accumula	tor Content	to Auxiliary	or Ten	nporary F	Register)
		_		,	e Auxiliary c		•			,
				,	e Auxiliary o	·				ŕ
				,	e Extended	•				. togiotoi j
			IVIOV	(IVIOV	C EXIGINGU	, waniiai y IX	egister con	ioni)		

Syntax	Description
MOV AC0, AC1	The content of AC0 is copied to AC1. Because an overflow occurred, ACOV1 is
	set to 1.

Before			After			
AC0	01 E500	0030	AC0	01	E500	0030
AC1	00 2800	0200	AC1	01	E500	0030
M40		0	M40			0
SATD		0	SATD			0
ACOV1		0	ACOV1			1

## Move Auxiliary or Temporary Register Content to Accumulator

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV TAx, HI(	ACx)	Yes	2	1	Х
Opcode	e		010	01 00	1E FSS	SS 00DD
Operan	nds	ACx, TAx				
Descrip	otion	This instruction moves the content of to the high part of the accumulator, A	•	or temp	orary reg	jister (TAx)
		HI(ACx) = TAx				
		The 16-bit move operation is per	formed in the	D-unit	ALU.	

- During the 16-bit move operation, an overflow is detected according to M40:
  - the destination accumulator overflow status bit (ACOVx) is set.
  - the destination accumulator (ACx) is saturated according to SATD.
- ☐ If the source (src) register is an auxiliary or temporary register, the 16 LSBs of the source register are sign extended to 40 bits according to SXMD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATD, SXMD

> **ACOV**x Affects

Repeat This instruction can be repeated.

See Also See the following other related instructions:

- ☐ MOV (Move Accumulator, Auxiliary, or Temporary Register Content)
- ☐ MOV (Move Extended Auxiliary Register Content)

Syntax	Description
MOV T0, HI(AC0)	The content of T0 is copied to AC0(31–16).

## Move Auxiliary or Temporary Register Content to CPU Register

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV TAx, BRC0	Yes	2	1	Х
[2]	MOV TAx, BRC1	Yes	2	1	Х
[3]	MOV TAx, CDP	Yes	2	1	Х
[4]	MOV TAX, CSR	Yes	2	1	X
[5]	MOV TAX, SP	Yes	2	1	X
[6]	MOV TAX, SSP	Yes	2	1	Х

Opcode

See Table 5-3 (page 5-277).

**Operands** 

TAx

**Description** 

This instruction moves the content of the auxiliary or temporary register (TAx) to the selected CPU register. All the move operations are performed in the execute phase of the pipeline and the A-unit ALU is used to transfer the content of the registers.

There is a 3-cycle latency between SP, SSP, CDP, TAx, CSR, and BRCx update and their use in the address phase by the A-unit address generator units or by the P-unit loop control management.

For instruction [2] when BRC1 is loaded with the content of TAx, the block repeat save register (BRS1) is also loaded with the same value.

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

- ☐ MOV (Move Accumulator, Auxiliary, or Temporary Register Content)

- ☐ MOV (Move Extended Auxiliary Register Content)

Syntax	Description
MOV T1, BRC1	The content of T1 is copied to the block repeat register (BRC1) and to the block
	repeat save register (BRS1).

Before		After	
Т1	0034	T1	0034
BRC1	00EA	BRC1	0034
BRS1	00EA	BRS1	0034

Table 5–3. Opcodes for Move Auxiliary or Temporary Register Content to CPU Register Instruction

No.	Syntax	Opcode
[1]	MOV TAx, BRC0	0101 001E FSSS 1110
[2]	MOV TAx, BRC1	0101 001E FSSS 1101
[3]	MOV TAx, CDP	0101 001E FSSS 1010
[4]	MOV TAx, CSR	0101 001E FSSS 1100
[5]	MOV TAx, SP	0101 001E FSSS 1000
[6]	MOV TAx, SSP	0101 001E FSSS 1001

## Move CPU Register Content to Auxiliary or Temporary Register

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV BRC0, TAx	Yes	2	1	X
[2]	MOV BRC1, TAx	Yes	2	1	Х
[3]	MOV CDP, TAX	Yes	2	1	Х
[4]	MOV SP, TAX	Yes	2	1	Х
[5]	MOV SSP, TAX	Yes	2	1	Х
[6]	MOV RPTC, TAx	Yes	2	1	Х

**Opcode** See Table 5–4 (page 5-279).

TAx

Operands

Description

This instruction moves the content of the selected CPU register to the auxiliary or temporary register (TAx). All the move operations are performed in the execute phase of the pipeline and the A-unit ALU is used to transfer the content of the registers.

For instructions [1] and [2], BRCx is decremented in the address phase of the last instruction of a loop. These instructions have a 3-cycle latency requirement versus the last instruction of a loop.

For instructions [3], [4], and [5], there is a 3-cycle latency between SP, SSP, CDP, and TAx update and their use in the address phase by the A-unit address generator units or by the P-unit loop control management.

Status Bits Affected by none

Affects none

Repeat Instruction [6] cannot be repeated; all other instructions can be repeated.

**See Also** See the following other related instructions:

- ☐ MOV (Move Accumulator Content to Auxiliary or Temporary Register)
- ☐ MOV (Store CPU Register Content to Memory)

Syntax	Description
MOV BRC1, T1	The content of block repeat register (BRC1) is copied to T1.

Before		After				
T1	0034	Т1	00EA			
BRC1	00EA	BRC1	00EA			

Table 5-4. Opcodes for Move CPU Register Content to Auxiliary or Temporary Register Instruction

No.	Syntax	Opcode
[1]	MOV BRCO, TAx	0100 010E 1100 FDDD
[2]	MOV BRC1, TAx	0100 010E 1101 FDDD
[3]	MOV CDP, TAX	0100 010E 1010 FDDD
[4]	MOV SP, TAX	0100 010E 1000 FDDD
[5]	MOV SSP, TAX	0100 010E 1001 FDDD
[6]	MOV RPTC, TAx	0100 010E 1110 FDDD

## Move Extended Auxiliary Register Content

## **Syntax Characteristics**

-								Parallel			
No.	Syntax							nable Bit	Size	Cycles	Pipeline
[1]	MOV xsrc, xdst							No	2	1	Х
Opcod	e							100	01 00	00 XSS	SS XDDD
Opera	nds	xds	st, xs	src							
Description					on move gister (xo	es the cont dst):	tent of	the sou	rce reç	gister (xs	src) to the
		xds	st =	xsrc							
			sou			tion registe src) is a 23	•	•		•	•
				The 2	3-bit mo	ve operatio	n is pei	rformed in	the D	unit ALU	١.
				The u	pper bits	s of ACx are	filled v	with 0.			
			des			e register ( er (xdst) is a				•	•
				The 2	3-bit mo	ve operatio	n is pei	rformed ir	the A	unit ALU	
				The lo	wer 23 l	bits of ACx	are loa	ded into x	dst.		
			acc		tors, the	rce register Move Accu	. ,			-	, ,
Status	Bits	Aff	ecte	d by	none						
		Aff	ects		none						
Repeat	t	Thi	is ins	structio	n can be	e repeated.					
See Al	so	Se	e the	e follow	ing othe	r related ins	structio	ns:			
			AM	IAR (M	odify Ex	tended Auxi	iliary R	egister Co	ontent)		
			AM	OV (Lo	oad Exte	ended Auxilia	ary Re	gister with	n Imme	diate Val	ue)
		_		,			•	-			•

## **Example**

Syntax	Description
MOV AC0, XAR1	The lower 23 bits of AC0 are loaded into XAR1.

☐ MOV (Load Extended Auxiliary Register from Memory)

☐ MOV (Store Extended Auxiliary Register Content to Memory)

# Move Memory to Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Cmem, Smem	No	3	1	Х
[2]	MOV Smem, Cmem	No	3	1	X
[3]	MOV Cmem, dbl(Lmem)	No	3	1	X
[4]	MOV dbl(Lmem), Cmem	No	3	1	X
[5]	MOV dbl(Xmem), dbl(Ymem)	No	3	1	X
[6]	MOV Xmem, Ymem	No	3	1	Х

Description	These instructions store the content of a memory location to a memory location. They use a dedicated datapath to perform the operation.
Status Bits	Affected by none
	Affects none
See Also	See the following other related instructions:
	MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)
	☐ MOV (Store Accumulator Content to Memory)
	☐ MOV (Store Auxiliary or Temporary Register Pair Content to Memory)
	☐ MOV (Store CPU Register Content to Memory)
	☐ MOV (Store Extended Auxiliary Register Content to Memory)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Cmem, Smem	No	3	1	Χ

Opcode | 1110 1111 | AAAA AAAI | xxxx 00mm

Operands Cmem, Smem

**Description** This instruction stores the content of a data memory operand Cmem,

addressed using the coefficient addressing mode, to a memory (Smem)

location:

Smem = Cmem

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *CDP, *(#0500h)	The content addressed by the coefficient data pointer register (CDP) is copied to address 0500h.

Before		After	
*CDP	3400	*CDP	3400
500	0000	500	3400

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV Smem, Cmem	No	3	1	Χ

Opcode | 1110 1111 | AAAA AAAI | xxxx 01mm

Operands Cmem, Smem

**Description** This instruction stores the content of a memory (Smem) location to a data

memory location (Cmem) addressed using the coefficient addressing mode:

Cmem = Smem

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR3, *CDP The content addressed by AR3 is copied in the location addressed by the	
	coefficient data pointer register (CDP).

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV Cmem, dbl(Lmem)	No	3	1	X

Opcode 1110 1111 AAAA AAAI xxxx 10mm

Operands Cmem, Lmem

**Description** This instruction stores the content of two consecutive data memory (Cmem)

locations, addressed using the coefficient addressing mode, to two

consecutive data memory (Lmem) locations:

Lmem = dbl(Cmem)

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *(CDP + T0), dbl(*AR1)	The content (long word) addressed by the coefficient data pointer register (CDP) and CDP + 1 is copied in the location addressed by AR1 and AR1 + 1, respectively. After the memory store, CDP is incremented by the content of T0 (5).

Before		After	
T0	0005	T0	0005
CDP	0200	CDP	0205
AR1	0300	AR1	0300
200	3400	200	3400
201	0FD3	201	0FD3
300	0000	300	3400
301	0000	301	0FD3

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MOV dbl(Lmem), Cmem	No	3	1	Χ

Opcode | 1110 1111 | AAAA AAAI | xxxx 11mm

Operands Cmem, Lmem

**Description** This instruction stores the content of two consecutive data memory (Lmem)

locations to two consecutive data memory (Cmem) locations addressed using

the coefficient addressing mode:

dbl(Cmem) = Lmem

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV dbl(*AR3+), *CDP	The content (long word) addressed by AR3 and AR3 + 1 is copied in the location addressed by the coefficient data pointer register (CDP) and CDP + 1, respectively. Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MOV dbl(Xmem), dbl(Ymem)	No	3	1	Χ

**Opcode** | 1000 0000 | XXXM MMYY | YMMM 00xx

Operands Xmem, Ymem

**Description** This instruction stores the content of two consecutive data memory (Xmem)

locations, addressed using the dual addressing mode, to two consecutive data

memory (Ymem) locations:

dbl(Ymem) = dbl(Xmem)

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
	The content addressed by AR0 is copied in the location addressed by AR1 and the content addressed by AR0 + 1 is copied in the location addressed by AR1 + 1.

Before		After	
AR0	0300	AR0	0300
AR1	0400	AR1	0400
300	3400	300	3400
301	0FD3	301	0FD3
400	0000	400	3400
401	0000	401	0FD3

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MOV Xmem, Ymem	No	3	1	Х

**Opcode** | 1000 0000 | XXXM MMYY | YMMM 01xx

Operands Xmem, Ymem

**Description** This instruction stores the content of data memory (Xmem) location,

addressed using the dual addressing mode, to data memory (Ymem) location:

Ymem = Xmem

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR5, *AR3	The content addressed by AR5 is copied in the location addressed by AR3.

## Store Accumulator Content to Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV HI(ACx), Smem	No	2	1	X
[2]	MOV [rnd(]HI(ACx)[)], Smem	No	3	1	Χ
[3]	MOV ACx << Tx, Smem	No	3	1	Χ
[4]	MOV [rnd(]HI(ACx << Tx)[)], Smem	No	3	1	Χ
[5]	MOV ACx << #SHIFTW, Smem	No	3	1	Χ
[6]	MOV HI(ACx << #SHIFTW), Smem	No	3	1	Χ
[7]	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	No	4	1	Χ
[8]	MOV [uns(][rnd(]HI[(saturate](ACx)[)))], Smem	No	3	1	Χ
[9]	MOV [uns(][rnd(]HI[(saturate](ACx << Tx)[)))], Smem	No	3	1	Χ
[10]	MOV [uns(][rnd(]HI[(saturate](ACx << #SHIFTW)[)))], Smem	No	4	1	Χ
[11]	MOV ACx, dbl(Lmem)	No	3	1	Χ
[12]	MOV [uns(]saturate(ACx)[)], dbl(Lmem)	No	3	1	Χ
[13]	MOV ACx >> #1, dual(Lmem)	No	3	1	Χ
[14]	MOV ACx, Xmem, Ymem	No	3	1	Χ

**Description** This instruction stores the content of the selected accumulator (ACx) to a

memory (Smem) location, to a data memory operand (Lmem), or to dual data

memory operands (Xmem and Ymem).

Status Bits Affected by C54CM, RDM, SXMD

Affects none

See Also	See	e the following other related instructions:
		ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)
		MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)
		MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)
		MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)
		MOV (Store Accumulator Pair Content to Memory)
		MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)
		MOV (Store Auxiliary or Temporary Register Pair Content to Memory)
		MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)
		MPYM::MOV (Multiply with Parallel Store Accumulator Content to Memory)
		SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV HI(ACx), Smem	No	2	1	Χ

Opcode 1011 11SS AAAA AAAI

Operands ACx, Smem

**Description** This instruction stores the high part of the accumulator, ACx(31-16), to the

memory (Smem) location:

Smem = HI(ACx)

The store operation to the memory location uses a dedicated path independent of the Dunit ALLI the Dunit shifter and the Dunit MACs

independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV HI(AC0), *AR3	The content of AC0(31–16) is stored at the location addressed by AR3.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV [rnd(]HI(ACx)[)], Smem	No	3	1	Х

**Opcode** | 1110 1000 | AAAA AAAI | SSxx x0x%

Operands ACx, Smem

**Description** This instruction stores the high part of the accumulator, ACx(31–16), to the

memory (Smem) location:

Smem = HI(ACx)

Rounding is performed in the D-unit shifter according to RDM, if the optional

rnd keyword is applied to the input operand.

Status Bits Affected by RDM

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV rnd(HI(AC0)), *AR3	The content of AC0(31–16) is rounded and stored at the location addressed by AR3.

**Operands** 

## Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV ACx << Tx, Smem	No	3	1	Х

Opcode

**Description**This instruction shifts the accumulator, ACx, by the content of Tx and stores the low part of the accumulator, ACx(15–0), to the memory (Smem) location:

Smem = LO(ACx << Tx)

ACx, Smem, Tx

If the 16-bit value in Tx is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value. The input operand is shifted in the D-unit shifter according to SXMD.

1110 0111 AAAA AAAI SSss 00xx

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, the 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the 16-bit value in Tx is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV AC0 << T0, *AR3	The content of AC0 is shifted by the content of T0 and AC0(15–0) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MOV [rnd(]HI(ACx << Tx)[)], Smem	No	3	1	Х

Opcode | 1110 0111 | AAAA AAAI | SSss 10x%

**Operands** ACx, Smem, Tx

**Description**This instruction shifts the accumulator, ACx, by the content of Tx and stores high part of the accumulator, ACx(31–16), to the memory (Smem) location:

Smem = HI(ACx << Tx)

If the 16-bit value in Tx is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value. The input operand is shifted in the D-unit shifter according to SXMD. Rounding is performed in the D-unit shifter according to RDM, if the optional rnd keyword is applied to the input operand.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, the 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the 16-bit value in Tx is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, RDM, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV rnd(HI(AC0 << T0)), *AR3	The content of AC0 is shifted by the content of T0, is rounded, and
	AC0(31–16) is stored at the location addressed by AR3.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MOV ACx << #SHIFTW, Smem	No	3	1	Χ

Opcode | 1110 1001 AAAA AAAI SSSH IFTW

**Operands** ACx, SHIFTW, Smem

**Description** This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTW, and

stores the low part of the accumulator, ACx(15-0), to the memory (Smem)

location:

Smem = LO(ACx << #SHIFTW)</pre>

The input operand is shifted by the 6-bit value in the D-unit shifter according

to SXMD

Status Bits Affected by SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV AC0 << #31, *AR3	The content of AC0 is shifted left by 31 bits and AC0(15–0) is stored at the
	location addressed by AR3.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MOV HI(ACx << #SHIFTW), Smem	No	3	1	Х

Opcode | 1110 1010 | AAAA AAAI | SSSH IFTW

Operands ACx, SHIFTW, Smem

**Description** This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTW, and

stores the high part of the accumulator, ACx(31–16), to the memory (Smem)

location:

Smem = HI(ACx << #SHIFTW)</pre>

The input operand is shifted by the 6-bit value in the D-unit shifter according

to SXMD.

Status Bits Affected by SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
\	The content of AC0 is shifted left by 31 bits and AC0(31–16) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	No	4	1	Х

Opcode | 1111 1010 | AAAA AAAI | xxSH IFTW | SSxx x0x%

Operands ACx, SHIFTW, Smem

**Description** This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTW, and

stores the high part of the accumulator, ACx(31–16), to the memory (Smem)

location:

Smem = HI(ACx << #SHIFTW)</pre>

The input operand is shifted by the 6-bit value in the D-unit shifter according to SXMD. Rounding is performed in the D-unit shifter according to RDM, if the

optional rnd keyword is applied to the input operand.

Status Bits Affected by RDM, SXMD

Affects none

Repeat This instruction cannot be repeated when using the \*(#k23) absolute address-

ing mode to access the memory operand (Smem); when using other address-

ing modes, this instruction can be repeated.

Syntax	Description
MOV rnd(HI(AC0 << #31)), *AR3	The content of AC0 is shifted left by 31 bits, is rounded, and AC0(31–16) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline	
[8]	MOV [uns()[rnd()]HI[(saturate](ACx)[)))], Smem		No	3	1	Х	
Opcode	•	1110	1000 AAAA	A AA	AI SSxx	xlu%	
Operan	ds ACx, Smem						

#### Description

This instruction stores the high part of the accumulator, ACx(31–16), to the memory (Smem) location:

Smem = HI(ACx)

- Input operands are considered signed or unsigned according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is considered unsigned.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is considered signed.
- ☐ If the optional rnd keyword is applied to the input operand, rounding is performed in the D-unit shifter according to RDM.
- ☐ When a rounding overflow is detected and if the optional saturate keyword is applied to the input operand, the 40-bit output of the operation is saturated:
  - If the optional uns keyword is applied to the input operand, saturation value is 00 FFFF FFFFh.
  - If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the round operation:

- ☐ If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
- ☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

Status Bits Affected by C54CM, RDM, SXMD

Affects none

**Repeat** This instruction can be repeated.

## Example

Syntax	Description
MOV uns(rnd(HI(saturate(AC0)))), *AR3	The unsigned content of AC0 is rounded, is saturated, and AC0(31–16) is stored at the location addressed by AR3.

5-298 Instruction Set Descriptions

## **Syntax Characteristics**

						Parallel				
No.	Syntax					Enable Bit	Size	Cycles	Pipeline	
[9]	MOV [uns(][ri	nd(] <b>HI</b> [	[(satı	urate](ACx << Tx)[)	)))], Smem	No	3	1	Х	
Opcode	е				1110	0111 AAA	A AA	AI SSs	s 11u%	
Operan	Operands			ACx, Smem, Tx						
<b>Description</b> This instruction shifts the accumulator, AC the high part of the accumulator, ACx(31–1)										
		Sme	em =	= HI(ACx << Tx	)					
				6-bit value in Tx ind the shift is perf			shift is	saturated	d to –32 or	
			Inp	out operands are	considered sig	gned or unsig	ned a	cording t	to uns.	
				If the optional ur of the memory	•		•	perand, tl	ne content	
				If the optional u	•				erand, the	
			Th	e input operand i	s shifted in the	D-unit shifte	er acco	rding to S	SXMD.	
				nen shifting, the sift quantity.	sign position of	f the input op	erand	is compa	red to the	
				If the optional comparison is p	•					
				If the optional performed again signed (the sign	inst bit 31 of t	he shifted op	erand	that is c	onsidered	
				An overflow is o	generated acco	ordingly.				
				he optional rnd k				erand, ro	ounding is	
			ke	nen a shift or rour yword is applied t saturated:	•			•		

value is 00 FFFF FFFFh.

overflow).

■ If the optional uns keyword is applied to the input operand, saturation

■ If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1:

- Overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation.
  - If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
  - If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.
- □ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the 16-bit value in Tx is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, RDM, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description				
MOV uns(rnd(HI(saturate(AC0 << T0)))), *AR3	The unsigned content of AC0 is shifted by the content of T0, is rounded, is saturated, and AC0(31–16) is stored at the location addressed by AR3.				

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[10]	MOV [uns(	][rnd(] <b>HI</b> [(s	aturate](ACx <	< #SHII	FTW <b>)[)))]</b> , Smem	No	4	1	Х	
Opcod	le			1111	1010 AAAA	AAAI uxSH	IFT	W SSxx	x x1x%	
Opera	nds	AC	x, SHIFTW, S	mem	•			•		
Description		sto	This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTV stores the high part of the accumulator, ACx(31–16), to the memory (S location:							
		Sm∈	em = HI(ACx	<< #S	HIFTW)					
			<ul> <li>Input operands are considered signed or unsigned accordi</li> </ul>							
					ns keyword is a location is cons			erand, th	e content	
			•		uns keyword is nemory locatio				erand, the	
			The input of according to		I is shifted by ).	the 6-bit val	ue in	the D-ui	nit shifter	
			When shiftin shift quantity	-	sign position of	the input ope	rand i	s compa	red to the	
					uns keyword performed agai					
			performe	ed aga	uns keyword inst bit 31 of tl n is defined by l	ne shifted ope	erand	that is co	onsidered	
			■ An overf	low is	generated acco	ordingly.				
			•		keyword is app -unit shifter acc			erand, ro	unding is	
					nding overflow to the input ope			-		

value is 00 FFFF FFFFh.

overflow).

■ If the optional uns keyword is applied to the input operand, saturation

■ If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation.

If the optional uns keyword is applied to the input operand, then bits 39–32
of the result are compared to 0.

☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

Status Bits Affected by C54CM, RDM, SXMD

Affects none

Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

Syntax	Description
	The unsigned content of AC0 is shifted left by 31 bits, is rounded, is saturated, and AC0(31–16) is stored at the location addressed by AR3.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline	
[11]	MOV ACx, dbl(Lmem)		No	3	1	Х
Opcode		1110	1011 AAA	A AA	AI xxS	S 10x0

**Operands** ACx, Lmem

Description This instruction stores the content of the accumulator, ACx(31-0), to the data

memory operand (Lmem):

dbl(Lmem) = ACx

The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV AC0, dbl(*AR3)	The content of AC0 is stored at the locations addressed by AR3 and AR3 + 1.

Syntax	Characteristic	cs							
No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[12]	MOV [uns(]sat	turate	e(ACx)[)]	, dbl(Lmem)		No	3	1	Х
Opcode					1110	1011 AAA	A AA	AI xxS	S 10u1
<b>Operands</b> AC			x, Lmei	m					
Description		This instruction stores the content of the accumulator, ACx(31–0), to the data memory operand (Lmem):							
	<pre>dbl(Lmem) = saturate(ACx)</pre>								
		<ul> <li>Input operands are considered signed or unsigned according to u</li> </ul>						o uns.	
		If the optional uns keyword is applied to the input operand, the of the memory location is considered unsigned.						ne content	
				•	uns keyword is not applied to the input operand, memory location is considered signed.				

- ☐ The 40-bit output of the operation is saturated:
  - If the optional uns keyword is applied to the input operand, saturation value is 00 FFFF FFFFh.
  - If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).
- ☐ The store operation to the memory location uses the D-unit shifter.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation.

- ☐ If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
- ☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

**Status Bits** 

Affected by C54CM, SXMD

Affects none

# Repeat

This instruction can be repeated.

Syntax	Description
MOV uns(saturate(AC0)), dbl(*AR3)	The unsigned content of AC0 is saturated and stored at the locations addressed by AR3 and AR3 + 1.

# Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[13]	MOV ACx >> #1, dual(Lmem)	No	3	1	Χ

### Opcode

1110 1011 AAAA AAAI xxSS 1101

### **Operands**

ACx, Lmem

## Description

This instruction performs two store operations in parallel and is executed in the D-unit shifter:

$$\begin{aligned} & \text{HI(Lmem)} &= & \text{HI(ACx)} >> & \#1 \\ & :: & \text{LO(Lmem)} &= & \text{LO(ACx)} >> & \#1 \end{aligned}$$

- ☐ The 16 highest bits of the accumulator, ACx(31–16), shifted right by 1 bit (bit 31 is sign extended according to SXMD), are stored to the 16 highest bits of the data memory operand (Lmem).
- ☐ The 16 lowest bits, ACx(15–0), shifted right by 1 bit (bit 15 is sign extended according to SXMD), are stored to the 16 lowest bits of the data memory operand (Lmem).

### **Status Bits**

Affected by SXMD

Affects none

### Repeat

This instruction can be repeated.

Syntax	Description
	The content of AC0(31–16), shifted right by 1 bit, is stored at the location addressed by AR1 and the content of AC0(15–0), shifted right by 1 bit, is stored at the location addressed by AR1 + 1.

### Store Accumulator Content to Memory

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[14]	MOV ACx, Xmem, Ymem		No	3	1	Х
Opcode		1000	0000 xxx	M MM	YY YMMI	M 10SS

Operands ACx, Xmem, Ymem

**Description** This instruction performs two store operations in parallel:

Xmem = LO(ACx)
:: Ymem = HI(ACx)

☐ The 16 lowest bits of the accumulator, ACx(15–0), are stored to data

memory operand Xmem.

☐ The 16 highest bits, ACx(31–16), are stored to data memory operand Ymem.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
	The content of AC0(15–0) is stored at the location addressed by AR1 and the content of AC0(31–16) is stored at the location addressed by AR2.

Before			After			
AC0	01 4500 0	0030	AC0	01	4500	0030
AR1	0	200	AR1			0200
AR2	0	201	AR2			0201
200	3	3400	200			0030
201	0	)FD3	201			4500

# MOV

# Store Accumulator Pair Content to Memory

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV pair(HI(AC	(x)), (	dbl(Lmem)		No	3	1	X
[2]	MOV pair(LO(ACx)), dbl(Lmem)			No	3	1	X	
Descri	ption			stores the content o		cumul	ator pair,	ACx and
Status	Bits	Aff	ected by	none				
		Aff	ects	none				
See Al	so	Se	e the followi	ng other related instr	ructions:			
			ADD::MOV	(Addition with Parall	el Store Accumu	lator C	ontent to	Memory)
			MACM::MC	OV (Multiply and Acc Memory)	cumulate with Pa	rallel S	Store Acc	cumulator
			MASM::MC Content to	DV (Multiply and Su Memory)	ubtract with Par	allel S	store Acc	cumulator
			MOV (Load	l Accumulator, Auxili	ary, or Temporar	y Regi	ster from	Memory)
			MOV (Store	e Accumulator Conte	ent to Memory)			
			MOV (Stor Memory)	e Accumulator, Aux	iliary, or Tempor	ary Re	egister C	ontent to
			MOV (Store	e Auxiliary or Tempo	rary Register Pa	ir Con	tent to M	emory)
				' (Load Accumulat or Content to Memor		ry wit	th Paral	lel Store
			MPYM::MC Memory)	DV (Multiply with F	Parallel Store A	ccumu	ulator Co	ontent to
			SUB::MOV	(Subtraction with	Parallel Store A	Accum	ulator C	ontent to

Memory)

# Store Accumulator Pair Content to Memory

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV pair(H	(ACx))	, dbl(Lmem)		No	3	1	Х
Opcode	•			1110	1011 AAA	A AA	AI xxS	S 1110
Operan	ds	AC	x, Lmem					
Descrip	otion	the 16	s instruction stores the 1 16 highest bits of the highest bits of AC(x + 1 nem):	data men	nory operand	(Lme	m) and s	stores the
		Lme	em = pair(HI(ACx))					
			The store operation to independent of the D-ur		-			-
			Valid accumulators are	AC0 and A	AC2.			
<b>.</b>								

# Status Bits Affected by

none

Affects none

# Repeat

This instruction can be repeated.

Syntax	Description
MOV pair(HI(AC0)), dbI(*AR1+)	The content of AC0(31–16) is stored at the location addressed by AR1 and the content of AC1(31–16) is stored at the location addressed by AR1 + 1. AR1 is incremented by 2.

Before				After			
AC0	01	4500	0030	AC0	01	4500	0030
AC1	03	5644	F800	AC1	03	5644	F800
AR1			0200	AR1			0202
200			3400	200			4500
201			0FD3	201			5644

# Store Accumulator Pair Content to Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV pair(LO(ACx)), dbl(Lmem)	No	3	1	Χ

Opcode

Operands ACx, Lmem

**Description**This instruction stores the 16 lowest bits of the accumulator, ACx(15–0), to the 16 highest bits of the data memory operand (Lmem) and stores the 16 lowest

bits of AC(x + 1) to the 16 lowest bits of data memory operand (Lmem):

Lmem = pair(LO(ACx))

☐ The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

1110 1011 AAAA AAAI xxSS 1111

□ Valid accumulators are AC0 and AC2.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV pair(LO(AC0)), dbl(*AR3)	The content of AC0(15–0) is stored at the location addressed by AR3 and
	the content of AC1(15–0) is stored at the location addressed by AR3 + 1.

# MOV

Store Accumulator, Auxiliary, or Temporary Register Content to Memory

Parallel

# **Syntax Characteristics**

No.	Syntax				<b>Enable Bit</b>	Size	Cycles	Pipeline
[1]	MOV src, Sme	m			No	2	1	Х
[2]	MOV src, high	_byt	e(Smem)		No	3	1	X
[3]	MOV src, low_	byte	(Smem)		No	3	1	Х
Description			is instructior emory (Smer	n stores the content of to n) location.	the selected	source	(src) reg	gister to a
Status	Bits	Aff	ected by	none				
		Aff	ects	none				
See Als	<b>60</b>	Se	e the followi	ng other related instruc	tions:			
			ADD::MOV	(Addition with Parallel S	Store Accumu	ılator C	ontent to	Memory)
			MACM::MC	DV (Multiply and Accum Memory)	nulate with Pa	arallel	Store Ac	cumulator
			MASM::MC Content to	DV (Multiply and Subti Memory)	ract with Pa	rallel S	Store Aco	cumulator
			MOV (Load	d Accumulator, Auxiliary	, or Temporai	y Regi	ster from	Memory)
			MOV (Stor	e Accumulator Content	to Memory)			
			MOV (Stor	e Accumulator Pair Cor	ntent to Memo	ory)		
			MOV (Store	e Auxiliary or Temporar	y Register Pa	air Con	tent to M	emory)
				/ (Load Accumulator or Content to Memory)	from Memo	ory wi	th Paral	lel Store
			MPYM::MC Memory)	OV (Multiply with Para	allel Store A	Accum	ulator C	ontent to
			SUB::MOV	(Subtraction with Pa	rallel Store	Accum	ulator C	ontent to

Memory)

# Store Accumulator, Auxiliary, or Temporary Register Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV src, Smem	No	2	1	Х

#### Opcode

1100 FSSS AAAA AAAI

#### **Operands**

Smem, src

#### Description

This instruction stores the content of the source (src) register to a memory (Smem) location:

Smem = src

- ☐ When the source register is an accumulator:
  - The low part of the accumulator, ACx(15–0), is stored to the memory location.
  - The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the source register is an auxiliary or temporary register:
  - The content of the auxiliary or temporary register is stored to the memory location.
  - The store operation to the memory location uses a dedicated path independent of the A-unit ALU.

### **Status Bits**

Affected by none

Affects none

### Repeat

This instruction can be repeated.

Syntax	Description
MOV AC0, *(#0E10h)	The content of AC0(15–0) is stored at location E10h.

Before		After	
AC0	23 0400 6500	AC0	23 0400 6500
0E10	0000	0E10	6500

### Store Accumulator, Auxiliary, or Temporary Register Content to Memory

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV src, high_byte(Smem)		No	3	1	Х
Opcode	)	1110	0101 AAAA	AAA	AI FSSS	01x0

#### **Operands**

Smem, src

#### Description

This instruction stores the low byte (bits 7–0) of the source (src) register to the high byte (bits 15–8) of the memory (Smem) location. The low byte (bits 7–0) of Smem is unchanged:

high\_byte(Smem) = src

- When the source register is an accumulator:
  - The low part of the accumulator, ACx(7–0), is stored to the high byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the source register is an auxiliary or temporary register:
  - The low part (bits 7–0) content of the auxiliary or temporary register is stored to the high byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the A-unit ALU.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

**Status Bits** 

Affected by

none

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
MOV AC1, high_byte(*AR1)	The content of AC1(7–0) is stored in the high byte (bits 15–8) at the location
	addressed by AR1.

Before			After			
AC1	20 FC00	6788	AC1	20	FC00	6788
AR1		0200	AR1			0200
200		6903	200			8803

### Store Accumulator, Auxiliary, or Temporary Register Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV src, low_byte(Smem)	No	3	1	X

### Opcode

1110 0101 AAAA AAAI FSSS 01x1

#### **Operands**

Smem, src

#### Description

This instruction stores the low byte (bits 7–0) of the source (src) register to the low byte (bits 7–0) of the memory (Smem) location. The high byte (bits 15–8) of Smem is unchanged:

low\_byte(Smem) = src

- ☐ When the source register is an accumulator:
  - The low part of the accumulator, ACx(7–0), is stored to the low byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the source register is an auxiliary or temporary register:
  - The low part (bits 7–0) content of the auxiliary or temporary register is stored to the low byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the A-unit ALU.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
MOV AC0, low_byte(*AR3)	The content of AC0(7–0) is stored in the low byte (bits 7–0) at the location
	addressed by AR3.

# MOV

# Store Auxiliary or Temporary Register Pair Content to Memory

# **Syntax Characteristics**

No. Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1] MOV pair(TAx)	, dbl(Lmem)	No	3	1	Х
Opcode	1110	1011 AAA	A AA	AI FSS	S 1100
Operands	TAx, Lmem				
Description	This instruction stores the content of to the 16 highest bits of the data m content of $TA(x + 1)$ to the 16 lowest	emory operan	d (Lme	em) and	stores the
	☐ The store operation to the me independent of the A-unit ALU.	mory location	uses	a dedic	ated path
	☐ Valid auxiliary registers are AR0	AR2, AR4, ar	nd AR6	S.	
	☐ Valid temporary registers are T0	and T2.			
Status Bits	Affected by none				
	Affects none				
Repeat	This instruction can be repeated.				
See Also	See the following other related instru	ictions:			
	☐ MOV (Load Accumulator, Auxilia	ry, or Tempora	ry Reg	ister from	Memory)
	MOV (Store Accumulator, Auxil Memory)	ary, or Tempo	rary F	Register C	Content to
Example					
Syntax	Description				
MOV/ pair/TOV dbl/*ADOV	The content of TO is stored at the los				

Syntax	Description
MOV pair(T0), dbl(*AR2)	The content of T0 is stored at the location addressed by AR2 and the content
	of T1 is stored at the location addressed by AR2 + 1.

# MOV

# Store CPU Register Content to Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV BK03, Smem	No	3	1	X
[2]	MOV BK47, Smem	No	3	1	X
[3]	MOV BKC, Smem	No	3	1	X
[4]	MOV BSA01, Smem	No	3	1	X
[5]	MOV BSA23, Smem	No	3	1	X
[6]	MOV BSA45, Smem	No	3	1	X
[7]	MOV BSA67, Smem	No	3	1	X
[8]	MOV BSAC, Smem	No	3	1	X
[9]	MOV BRC0, Smem	No	3	1	X
[10]	MOV BRC1, Smem	No	3	1	X
[11]	MOV CDP, Smem	No	3	1	X
[12]	MOV CSR, Smem	No	3	1	X
[13]	MOV DP, Smem	No	3	1	X
[14]	MOV DPH, Smem	No	3	1	X
[15]	MOV PDP, Smem	No	3	1	X
[16]	MOV SP, Smem	No	3	1	X
[17]	MOV SSP, Smem	No	3	1	X
[18]	MOV TRN0, Smem	No	3	1	X
[19]	MOV TRN1, Smem	No	3	1	X
[20]	MOV RETA, dbl(Lmem)	No	3	5	Х

Opcode See Table 5–5 (page 5-319).

Operands Lmem, Smem

### Description

These instructions store the content of the selected source CPU register to a memory (Smem) location or a data memory operand (Lmem).

For instructions [9] and [10], the block repeat register (BRCx) is decremented in the address phase of the last instruction of the loop. These instructions have a 3-cycle latency requirement versus the last instruction of the loop.

For instruction [20], the content of the 24-bit RETA register (the return address of the calling subroutine) and the 8-bit CFCT register (active control flow execution context flags of the calling subroutine) are stored to the data memory operand (Lmem):

- ☐ The content of the CFCT register and the 8 highest bits of the RETA register are stored in the 16 highest bits of Lmem.
- ☐ The 16 lowest bits of the RETA register are stored in the 16 lowest bits of Lmem.

When instruction [20] is decoded, the CPU pipeline is flushed and the instruction is executed in 5 cycles, regardless of the instruction context.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

Instruction [20] cannot be repeated; all other instructions can be repeated.

#### See Also

See the following other related instructions:

- ☐ MOV (Load CPU Register from Memory)
- ☐ MOV (Load CPU Register with Immediate Value)
- ☐ MOV (Move CPU Register Content to Auxiliary or Temporary Register)

- MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)

Syntax	Description	
MOV SP, *AR1+	The content of the data stack pointer (SP) is stored in the location addressed by	
	AR1. AR1 is incremented by 1.	

Before		After	
AR1	0200	AR1	0201
SP	0200	SP	0200
200	0000	200	0200

# Example 2

Syntax	Description
MOV SSP, *AR1+	The content of the system stack pointer (SSP) is stored in the location addressed
	by AR1. AR1 is incremented by 1.

Before		After	
AR1	0201	AR1	0202
SSP	0000	SSP	0000
201	00FF	201	0000

# Example 3

Syntax	Description	
MOV TRN0, *AR1+	The content of the transition register (TRN0) is stored in the location addressed	
	by AR1. AR1 is incremented by 1.	

Before		After	
AR1	0202	AR1	0203
TRN0	3490	TRN0	3490
202	0000	202	3490

# Example 4

Syntax	Description	
MOV TRN1, *AR1+	The content of the transition register (TRN1) is stored in the location addressed by AR1. AR1 is incremented by 1.	

Before		After	
AR1	0203	AR1	0204
TRN1	0020	TRN1	0020
203	0000	203	0020

Syntax	Description
MOV RETA, dbl(*AR3)	The contents of the RETA and CFCT are stored in the location addressed by AR3 and AR3 + 1.

Table 5–5. Opcodes for Store CPU Register Content to Memory Instruction

No.	Syntax	Opcode
[1]	MOV BK03, Smem	1110 0101 AAAA AAAI 1001 10xx
[2]	MOV BK47, Smem	1110 0101 AAAA AAAI 1010 10xx
[3]	MOV BKC, Smem	1110 0101 AAAA AAAI 1011 10xx
[4]	MOV BSA01, Smem	1110 0101 AAAA AAAI 0010 10xx
[5]	MOV BSA23, Smem	1110 0101 AAAA AAAI 0011 10xx
[6]	MOV BSA45, Smem	1110 0101 AAAA AAAI 0100 10xx
[7]	MOV BSA67, Smem	1110 0101 AAAA AAAI 0101 10xx
[8]	MOV BSAC, Smem	1110 0101 AAAA AAAI 0110 10xx
[9]	MOV BRC0, Smem	1110 0101 AAAA AAAI x001 11xx
[10]	MOV BRC1, Smem	1110 0101 AAAA AAAI x010 11xx
[11]	MOV CDP, Smem	1110 0101 AAAA AAAI 0001 10xx
[12]	MOV CSR, Smem	1110 0101 AAAA AAAI x000 11xx
[13]	MOV DP, Smem	1110 0101 AAAA AAAI 0000 10xx
[14]	MOV DPH, Smem	1110 0101 AAAA AAAI 1100 10xx
[15]	MOV PDP, Smem	1110 0101 AAAA AAAI 1111 10xx
[16]	MOV SP, Smem	1110 0101 AAAA AAAI 0111 10xx
[17]	MOV SSP, Smem	1110 0101 AAAA AAAI 1000 10xx
[18]	MOV TRN0, Smem	1110 0101 AAAA AAAI x011 11xx
[19]	MOV TRN1, Smem	1110 0101 AAAA AAAI x100 11xx
[20]	MOV RETA, dbl(Lmem)	1110 1011 AAAA AAAI xxxx 01xx

# MOV

### Store Extended Auxiliary Register Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV XAsrc, dbl(Lmem)	No	3	1	Χ

**Opcode** | 1110 1101 | AAAA AAAI | XSSS 0101

Operands Lmem, XAsrc

**Description** This instruction moves the content of the 23-bit source register (XARx, XSP,

XSSP, XDP, or XCDP) to the 32-bit data memory location addressed by data memory operand (Lmem). The upper 9 bits of the data memory are filled with 0:

dbl(Lmem) = XAsrc

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ AMAR (Modify Extended Auxiliary Register Content)

☐ AMOV (Load Extended Auxiliary Register with Immediate Value)

MOV (Load Extended Auxiliary Register from Memory)

→ MOV (Move Extended Auxiliary Register Content)

Syntax	Description	
MOV XAR1, dbl(*AR3)	The 7 highest bits of XAR1 are moved to the 7 lowest bits of the location addressed by AR3, the 9 highest bits are filled with 0, and the 16 lowest bits of XAR1 are moved to the location addressed by AR3 + 1.	

Before		After	
XAR1	7F 3492	XAR1	7F 3492
AR3	0200	AR3	0200
200	3765	200	007F
201	0FD3	201	3492



Load Accumulator from Memory with Parallel Store Accumulator Content to Memory

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline		
[1]		n << <b>#16</b> , ACy ACx << <b>T2),</b> Ymem	No	4	1	Х		
Opcod	e	1000 0111   XX	XM MMYY MI	MM SS	SDD   110	)x xxxx		
Operar	nds	ACx, ACy, T2, Xmem, Ymem						
Descri	ption	This instruction performs two oper	ations in paralle	I, load	and store	<del>)</del> :		
		ACy = Xmem << #16 :: Ymem = HI(ACx << T2)						
		The first operation loads the contelleft by 16 bits to the accumulator A		ory ope	rand Xm	em shifted		
		☐ The input operand is sign extended to 40 bits according to SXMD.						
		☐ The shift operation is equivalent to the signed shift instruction.						
		☐ The input operand is shifted left by 16 bits according to M40.						
		The second operation shifts the a stores ACx(31–16) to data memor is not within –32 to +31, the shift performed with this value.	y operand Yme	m. If th	ne 16-bit v	/alue in T2		
		☐ The input operand is shifted in	the D-unit shift	er acco	ording to	SXMD.		
		After the shift, the high part of the memory location.	the accumulato	r, ACx(	(31–16), i	s stored to		
		Compatibility with C54x devices	s (C54CM = 1)					

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, M40, SATD, SXMD

Affects ACOVy

**Repeat** This instruction can be repeated.

See Also	See the following other related instructions:
	MOV (Load Accumulator from Memory)
	MOV (Load Accumulator Pair from Memory)
	MOV (Load Accumulator with Immediate Value)
	MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)
	<ul> <li>MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value)</li> </ul>

Syntax	Description
	Both instructions are performed in parallel. The content addressed by AR3 shifted left by 16 bits is stored in AC0. The content of AC1 is shifted by the content of T2, and AC1(31–16) is stored at the address of AR4.

MPY

Multiply

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPY[R] [ACx,] ACy	Yes	2	1	Х
[2]	MPY[R] Tx, [ACx,] ACy	Yes	2	1	X
[3]	MPYK[R] K8, [ACx,] ACy	Yes	3	1	X
[4]	MPYK[R] K16, [ACx,] ACy	No	4	1	X
[5]	MPYM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	X
[6]	MPYM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	X
[7]	MPYMK[R] [T3 = ]Smem, K8, ACx	No	4	1	X
[8]	<b>MPYM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	No	4	1	X
[9]	MPYM[R][U] [T3 = ]Smem, Tx, ACx	No	3	1	X

# **Description** This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are: ☐ ACx(32–16) ☐ the content of Tx, sign extended to 17 bits the 8-bit signed constant, K8, sign extended to 17 bits the 16-bit signed constant, K16, sign extended to 17 bits ☐ the content of a memory (Smem) location, sign extended to 17 bits the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits **Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL Affects ACOVx, ACOVy

See Also	See	e the following other related instructions:
		AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
		MAC (Multiply and Accumulate)
		MAC::MPY (Multiply and Accumulate with Parallel Multiply)
		MAS (Multiply and Subtract)
		MAS::MPY (Multiply and Subtract with Parallel Multiply)
		MPY::MAC (Multiply with Parallel Multiply and Accumulate)
		MPY::MPY (Parallel Multiplies)
		MPYM::MOV (Multiply with Parallel Store Accumulator Content to Memory)
	П	SQR (Square)

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPY[R] [ACx,] ACy	Yes	2	1	Х

# Opcode

0101 010E DDSS 011%

#### **Operands**

ACx, ACy

#### Description

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32-16) and ACy(32-16):

$$ACy = ACy * ACx$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by

FRCT, M40, RDM, SATD, SMUL

Affects

**ACOVy** 

#### Repeat

This instruction can be repeated.

Syntax	Description
MPY AC1, AC0	The content of AC1 is multiplied by the content of AC0 and the result is stored in AC1.

Before			After				
AC0	02 6000	3400	AC0	02	6000	3400	
AC1	00 C000	0000	AC1	00	4800	0000	
M40		1	M40			1	
FRCT		0	FRCT			0	
ACOV1		0	ACOV1			0	

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MPY[R] Tx, [ACx,] ACy	Yes	2	1	X

**Opcode** 0101 100E DDSS ss0%

Operands ACx, ACy, Tx

**Description**This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of Tx, sign extended to 17 bits:

ACy = ACx \* Tx

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MPY T0, AC1, AC0	The content of AC1 is multiplied by the content of T0 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MPYK[R] K8, [ACx,] ACy	Yes	3	1	Х

Opcode 0001 111E KKKK KKKK SSDD xx0%

Operands ACx, ACy, K8

**Description**This instruction performs a multiplication in the D-unit MAC. The input

operands of the multiplier are ACx(32–16) and the 8-bit signed constant, K8, sign extended to 17 bits:

ACy = ACx \* K8

☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.

☐ The 32-bit result of the multiplication is sign extended to 40 bits.

Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MPYK #–2, AC1, AC0	The content of AC1 is multiplied by a signed 8-bit value (–2) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MPYK[R] K16, [ACx,] ACy	No	4	1	Х

Opcode 0111 1001 KKKK KKKK KKKK SSDD xx0%

Operands ACx, ACy, K16

**Description**This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the 16-bit signed constant, K16, sign extended to 17 bits:

ACy = ACx \* K16

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MPYK #-64, AC1, AC0	The content of AC1 is multiplied by a signed 16-bit value (–64) and the result is stored in AC0.

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MPYM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Х

#### Opcode

| 1101 0001 | AAAA AAAI | U%DD 00mm

#### **Operands**

ACx, Cmem, Smem

#### Description

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits:

ACx = Smem \* Cmem

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

MPY Multiply

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description
MPYM *AR3, *CDP, AC0	The content addressed by AR3 is multiplied by the content addressed by
	the coefficient data pointer register (CDP) and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[6]	MPYM[R] [T3	= ]Smem, [ACx,] A	Су	No	3	1	Х		
Opcode			1101	0011 AA	AA AA	AAI   U%I	DD 00SS		
Opera	nds	ACx, ACy, Sm	ACx, ACy, Smem						
Descri	ption	operands of t	This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of a memory (Smem) location, sign extended to 17 bits:						
		ACy = Smem	ACy = Smem * ACx						
		☐ If FRCT =	☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.						
		Multiplication overflow detection depends on SMUL.							
		☐ The 32-bit result of the multiplication is sign extended to 40 bits.							
			Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.						
		_	<ul> <li>Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.</li> </ul>						
		When an overflow is detected, the accumulator is saturated according to SATD.							
			n provides the option to	store the 16	i-bit da	ta memo	ry operand		
		Compatibility	Compatibility with C54x devices (C54CM = 1)						
		When this ins	truction is executed with	h M40 = 0, co	mpatil	oility is er	sured.		
Status	Bits	Affected by	FRCT, M40, RDM, S	ATD, SMUL					
		Affects	ACOVy						
Repeat This instruction can be repeated.									
Examp	ole								
Syntax	x	Description							

Syntax	Description
MPYM *AR3, AC1, AC0	The content addressed by AR3 is multiplied by the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MPYMK[R] [T3 = ]Smem, K8, ACx	No	4	1	X

#### Opcode

| 1111 1000 | AAAA AAAI | KKKK KKKK | xxDD x0U%

#### **Operands**

ACx, K8, Smem

#### Description

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits, and the 8-bit signed constant, K8, sign extended to 17 bits:

ACx = Smem \* K8

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### Status Bits

Affected by

Affects

FRCT, M40, RDM

none

#### Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

Syntax	Description
MPYMK *AR3, #-2, AC0	The content addressed by AR3 is multiplied a signed 8-bit value (-2) and the
	result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	<b>MPYM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	No	4	1	Х

#### Opcode

1000 0110 XXXM MMYY YMMM xxDD 000g uuU%

#### **Operands**

ACx, Xmem, Ymem

#### **Description**

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

ACx = Xmem \* Ymem

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

MPY Multiply

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description
MPYM uns(*AR3), uns(*AR4), AC0	The unsigned content addressed by AR3 is multiplied by the unsigned content addressed by AR4 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[9]	MPYM[R][U] [T3	s = ]Smem, Tx, AC	Cx .	No	3	1	Х		
Opcod	le		1101	0011 AAA	AA AA	AI U%I	DD ulss		
Opera	nds	ACx, Smem, Tx	×	·		·			
Description		This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of a memory (Smem) location, sign extended to 17 bits: $ACx = Tx * Smem$							
		☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.							
		Multiplication overflow detection depends on SMUL.							
		☐ The 32-bit r	esult of the multiplication	on is extende	d to 40	bits acco	ording to U.		
		■ If the optional U keyword is applied to the instruction, the 32-bit result is zero extended to 40 bits.							
		■ If the optional U keyword is not applied to the instruction, the 32-bit result is sign extended to 40 bits.							
		☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.							
		<del></del>	letection depends on accumulator overflow				ected, the		
		When an or SATD.	verflow is detected, the	accumulato	r is sat	urated a	ccording to		
			provides the option to orary register T3.	store the 16	-bit da	ta memo	ry operand		
		Compatibility with C54x devices (C54CM = 1)							
		When this instr	uction is executed with	M40 = 0, co	mpatik	oility is er	sured.		
Status	Bits	Affected by	FRCT, M40, RDM, SA	ATD, SMUL					
		Affects	ACOVx						
Repeat		This instruction	can be repeated.						
Examp	ole								
Syntax	(	Description							
MPYM	U *AR3, T0, AC0		dressed by AR3 is multipli is stored in AC0.	ied by the con	tent of	T0 and the	Э		

# MPY::MAC

### Multiply with Parallel Multiply and Accumulate

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х

#### **Opcode**

1000 0100 XXXM MMYY YMMM 10mm uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: multiply, and multiply and accumulate (MAC):

$$ACx = Xmem * Cmem$$
  
::  $ACy = (ACy >> #16) + (Ymem * Cmem)$ 

The first operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits.
- ☐ For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACy(39).

applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

See Also See the following other related instructions:

- ☐ MAC (Multiply and Accumulate)
- ☐ MAC::MAC (Parallel Multiply and Accumulates)
- MPY (Multiply)

Syntax	Description
MPY uns(*AR3), uns(*CDP), AC0 :: MAC uns(*AR4), uns(*CDP), AC1 >> #16	Both instructions are performed in parallel. The unsigned content addressed by AR3 is multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) and the result is stored in AC0. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by CDP is added to the content of AC1 shifted right by 16 bits and the result is stored in AC1.

### MPY::MPY

#### Parallel Multiplies

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<pre>MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy</pre>	No	4	1	Х

#### Opcode

1000 0010 XXXM MMYY YMMM 00mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel multiply operations in one cycle:

The first operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

This second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
- ☐ MAC::MAC (Parallel Multiply and Accumulates)
- ☐ MAC::MPY (Multiply and Accumulate with Parallel Multiply)
- ☐ MAS::MAS (Parallel Multiply and Subtracts)
- ☐ MAS::MPY (Multiply and Subtract with Parallel Multiply)
- ☐ MPY (Multiply)

Syntax	Description
MPY uns(*AR3), uns(*CDP), AC0 :: MPY uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The unsigned content addressed by AR3 is multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) and the result is stored in AC0. The unsigned content addressed by AR4 is multiplied by the unsigned content addressed by CDP and the result is stored in AC1.

# MPYM::MOV

Multiply with Parallel Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MPYM</b> [R] [T3 = ]Xmem, Tx, ACy :: <b>MOV HI(</b> ACx << <b>T2)</b> , Ymem	No	4	1	Х

#### Opcode

1000 0111 XXXM MMYY YMMM SSDD 000x ssU%

### **Operands**

ACx, ACy, Tx, Xmem, Ymem

#### Description

This instruction performs two operations in parallel: multiply and store:

The first operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- ☐ After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVy

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)
- MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)
- MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)
- ☐ MOV (Store Accumulator Content to Memory)
- ☐ MPY (Multiply)
- ☐ SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)

Syntax	Description
MPYMR *AR0+, T0, AC1 :: MOV HI(AC0 << T2), *AR1+	Both instructions are performed in parallel. The content addressed by AR0 is multiplied by the content of T0. Since FRCT = 1, the result is multiplied by 2, rounded, and stored in AC1. The content of AC0 is shifted by the content of T2, and AC0(31–16) is stored at the address of AR1. AR0 and AR1 are both incremented by 1.

Before				After			
AC0	FF	8421	1234	AC0	FF	8421	1234
AC1	00	0000	0000	AC1	00	2000	0000
AR0			0200	AR0			0201
AR1			0300	AR1			0301
T0			4000	T0			4000
Т2			0004	Т2			0004
200			4000	200			4000
300			1111	300			4211
FRCT			1	FRCT			1
ACOV1			0	ACOV1			0
CARRY			0	CARRY			0

#### **NEG**

#### Negate Accumulator, Auxiliary, or Temporary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	NEG [src,] dst	Yes	2	1	Χ

#### Opcode

0011 010E FSSS FDDD

#### **Operands**

dst, src

#### Description

This instruction computes the 2s complement of the content of the source register (src):

dst = - src

This instruction clears the CARRY status bit to 0 for all nonzero values of src. If src equals 0, the CARRY status bit is set to 1.

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
    - Input operands are sign extended to 40 bits according to SXMD.
    - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
    - Overflow detection and CARRY status bit depends on M40.
    - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Syntax	Description
Example	
	□ NOT (Complement Accumulator, Auxiliary, or Temporary Register Content)
	☐ BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)
See Also	See the following other related instructions:
Repeat	This instruction can be repeated.
	Affects ACOVx, CARRY
Status Bits	Affected by M40, SATA, SATD, SXMD

The 2s complement of the content of AC1 is stored in AC0.

NEG AC1, AC0

# NOP

No Operation

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	NOP	Yes	1	1	D
[2]	NOP_16	Yes	2	1	D

**Opcode** 0010 000E

**Operands** none

**Description** Instruction [1] increments the program counter register (PC) by 1 byte.

Instruction [2] increments the PC by 2 bytes.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
NOP	The program counter (PC) is incremented by 1 byte.

# NOT

# Complement Accumulator, Auxiliary, or Temporary Register Content

### **Syntax Characteristics**

No.	Syntax						Parallel Enable Bit	Size	Cycles	Pipeline
	Syntax									
[1]	NOT [src,] dst						Yes	2	1	Х
Opcod	le						003	11 01	1E FSS	S FDDD
Opera	nds	dst	, src							
Descri	ption					ites the 1s co	mplement (b	itwise	complem	ent) of the
			Wher	n the	destinati	on (dst) opera	and is an accu	ımulato	or:	
						on is performed in the destination			D-unit Al	U and the
		If an auxiliary or temporary register is the source (src) operand of instruction, the 16 LSBs of the auxiliary or temporary register are extended.								
		☐ When the destination (dst) operand is an auxiliary or temporary register:								
						on is performe in the destina				
						tor is the sou accumulator	. , .			
Status	Bits	Aff	ected l	by	none					
		Aff	ects		none					
Repea	t	Thi	is instr	uction	n can be	repeated.				
See Al	so	See the following other related instructions:								
		□ BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)								
		$\Box$		,	•	nt Memory Bit	•	·	•	,
		<ul> <li>□ NEG (Negate Accumulator, Auxiliary, or Temporary Register Content)</li> </ul>								
Evamo	ale.	_	.,_0	,. <b>.</b> g	, / 1000	aidtoi, /tuxi	, 01 101110	orary i	.ogiotoi (	201110111
Syntax		Τp	escript	ion						
	CO AC1	_	-		100:		ad the requitie			

Syntax	Description
NOT AC0, AC1	The content of AC0 is complemented and the result is stored in AC1.

Before				After			
AC0	7E	2355	4FC0	AC0	7E	2355	4FC0
AC1	00	2300	5678	AC1	81	DCAA	B03F

# OR

Bitwise OR

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	OR src, dst	Yes	2	1	Х
[2]	OR k8, src, dst	Yes	3	1	X
[3]	OR k16, src, dst	No	4	1	Х
[4]	OR Smem, src, dst	No	3	1	Х
[5]	OR ACx << #SHIFTW[, ACy]	Yes	3	1	Х
[6]	<b>OR</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Х
[7]	OR k16 << #SHFT, [ACx,] ACy	No	4	1	Х
[8]	OR k16, Smem	No	4	1	Х

Description	These instructions perform a bitwise OR operation:
	☐ In the D-unit, if the destination operand is an accumulator.
	In the A-unit ALU, if the destination operand is an auxiliary or temporary register.
	☐ In the A-unit ALU, if the destination operand is the memory.
Status Bits	Affected by C54CM
	Affects none
See Also	See the following other related instructions:
	☐ AND (Bitwise AND)
	☐ XOR (Bitwise Exclusive OR)

# **Syntax Characteristics**

No.	Syntax						E	Parallel nable Bit	Size	Cycles	Pipeline
[1]	OR src, dst							Yes	2	1	Х
Opcod	e							00	10 10	)1E FS	SS FDDD
Operar	nds	dst, src	:								
Descri	ption	This ins	structio	n perfo	orms a	bitwise	OR o	peration b	oetwee	n two reg	jisters:
		dst =	dst	src							
		☐ Wh	☐ When the destination (dst) operand is an accumulator:								
			■ The operation is performed on 40 bits in the D-unit ALU.								
		Input operands are zero extended to 40 bits.									
		•		ction, tl	•					· , .	rand of the er are zero
		☐ Wh	en the	destin	ation (	dst) op	erand	is an auxi	liary or	tempora	ry register:
		-	The o	peratio	n is pe	erforme	d on 1	6 bits in t	he A-u	nit ALU.	
								(src) ope used to p			ruction, the ration.
Status	Bits	Affecte	d by	none	е						
		Affects		none	е						
Repeat	:	This ins	structio	n can l	be rep	eated.					
Examp	le										
Syntax		Description	on								

The content of AC0 is ORed with the content of AC1 and the result is stored in AC0.

OR AC1, AC0

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	OR k8, src, dst	Yes	3	1	Х

#### Opcode

0001 101E kkkk kkkk FDDD FSSS

**Operands** 

dst, k8, src

Description

This instruction performs a bitwise OR operation between a source (src) register content and an 8-bit value, k8:

dst = src | k8

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
OR #FFh, AC1, AC0	The content of AC1 is ORed with the unsigned 8-bit value (FFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	OR k16, src, dst	No	4	1	X

#### Opcode

0111 1110 kkkk kkkk kkkk kkkk FDDD FSSS

#### **Operands**

dst, k16, src

#### Description

This instruction performs a bitwise OR operation between a source (src) register content and a 16-bit unsigned constant, k16:

dst = src | k16

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

#### Repeat This instruction can be repeated.

Syntax	Description
OR #FFFFh, AC1, AC0	The content of AC1 is ORed with the unsigned 16-bit value (FFFFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	OR Smem, src, dst	No	3	1	X

#### Opcode

1101 1010 AAAA AAAI FDDD FSSS

**Operands** 

dst, Smem, src

Description

This instruction performs a bitwise OR operation between a source (src) register content and a memory (Smem) location:

dst = src | Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
OR *AR3, AC1, AC0	The content of AC1 is ORed with the content addressed by AR3 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[5]	OR ACx << #S	SHIFTW[, ACy]		Yes	3	1	Х
Opcod	e		0001	000E DDS	ss oc	01   xxS	SH IFTW
<b>Operands</b> ACx, ACy, SHIFTW							
Descri	ption		n performs a bitwise C and and an accumulator	•			
		ACy = ACy	(ACx <<< #SHIFTW)				
		☐ The shift and OR operations are performed in one cycle in the D-unit shifter.					
		☐ Input oper	ands are zero extended	d to 40 bits.			
		☐ The input of shifter.	pperand (ACx) is shifted	by a 6-bit im	mediat	e value ir	the D-unit
		☐ The CARRY status bit is not affected by the logical shift operation.					
		Compatibility with C54x devices (C54CM = 1)					
			= 1, the intermediary  1. The 8 upper bits of	•	•		
Status	Bits	Affected by	C54CM				
		Affects	none				
Repeat	Ė	This instruction	n can be repeated.				
Examp	le						

Syntax	Description
OR AC0 << #4, AC1	The content of AC1 is ORed with the content of AC0 logically shifted left by 4 bits
	and the result is stored in AC1.

Before		After			
AC0	7E 2355 4FC0	AC0	7E	2355	4FC0
AC1	OF E340 5678	AC1	0F	F754	FE78

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	<b>OR</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Х

0111 1010 kkkk kkkk kkkk kkkk SSDD 011x Opcode

**Operands** ACx, ACy, k16

**Description** This instruction performs a bitwise OR operation between an accumulator

(ACx) content and a 16-bit unsigned constant, k16, shifted left by 16 bits:

ACy = ACx | (k16 <<< #16)

☐ The operation is performed on 40 bits in the D-unit ALU.

☐ Input operands are zero extended to 40 bits.

☐ The input operand (k16) is shifted 16 bits to the MSBs.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
OR #FFFFh << #16, AC1, AC0	The content of AC1 is ORed with the unsigned 16-bit value (FFFFh) logically shifted left by 16 bits and the result is stored in AC0.
	logically shifted left by 16 bits and the result is stored in ACO.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	OR k16 << #SHFT, [ACx,] ACy	No	4	1	Х
Opcode	ı	kkkk kkk	k kk	kk   SSD	D SHFT
Operan	ds ACx, ACy, k16, SHFT				

# **Description**

This instruction performs a bitwise OR operation between an accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by the 4-bit value, SHFT:

 $ACy = ACx \mid (k16 <<< \#SHFT)$ 

- ☐ The shift and OR operations are performed in one cycle in the D-unit shifter.
- ☐ Input operands are zero extended to 40 bits.
- The input operand (k16) is shifted by a 4-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
OR #FFFFh << #15, AC1, AC0	The content of AC1 is ORed with the unsigned 16-bit value (FFFFh)
	logically shifted left by 15 bits and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	OR k16, Smem	No	4	1	Х

| 1111 0101 | AAAA AAAI | kkkk kkkk kkkk kkkk Opcode

**Operands** k16, Smem

Description This instruction performs a bitwise OR operation between a memory (Smem)

location and a 16-bit unsigned constant, k16:

Smem = Smem | k16

☐ The operation is performed on 16 bits in the A-unit ALU.

☐ The result is stored in memory.

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated when using the \*(#k23) absolute address-

ing mode to access the memory operand (Smem); when using other address-

ing modes, this instruction can be repeated.

## **Example**

Syntax	Description
OR #0FC0h, *AR1	The content addressed by AR1 is ORed with the unsigned 16-bit value (FC0h) and the result is stored in the location addressed by AR1.

Before After \*AR1 5678 \*AR1 5FF8

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	POP dst1, dst2	Yes	2	1	Х
[2]	POP dst	Yes	2	1	Х
[3]	POP dst, Smem	No	3	1	X
[4]	POP dbl(ACx)	Yes	2	1	Х
[5]	POP Smem	No	2	1	Х
[6]	POP dbl(Lmem)	No	2	1	Х

Description	These instructions move the content of the data memory location addressed by the data stack pointer (SP) to:  an accumulator, auxiliary, or temporary register a data memory location				
	When the destination register is an accumulator, the guard bits and the 16 higher bits of the accumulator, ACx(39–16), are reloaded (unchanged) with the current value and are not modified by these instructions.				
	The increment operation performed on SP is done by the A-unit address generator dedicated to the stack addressing management.				
Status Bits	Affected by none				
	Affects none				
See Also	See the following other related instructions:				
	<ul> <li>POPBOTH (Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers)</li> </ul>				
	☐ PSH (Push to Top of Stack)				

Stack Pointers)

☐ PSHBOTH (Push Accumulator or Extended Auxiliary Register Content to

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	POP dst1, dst2	Yes	2	1	Х

Opcode 0011 101E FSSS FDDD

**Note:** FSSS = dst1, FDDD = dst2

Operands dst1, dst2

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to destination register dst1 and moves the content of the 16-bit data

memory location pointed by SP + 1 to destination register dst2.

When the destination register, dst1 or dst2, is an accumulator, the content of the 16-bit data memory operand is moved to the destination accumulator low part, ACx(15–0). The guard bits and the 16 higher bits of the accumulator, ACx(39–16), are reloaded (unchanged) with the current value and are not

modified by this instruction. SP is incremented by 2.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
POP AC0, AC1	The content of the memory location pointed by the data stack pointer (SP) is copied to
	AC0(15–0) and the content of the memory location pointed by SP + 1 is copied to
	AC1(15–0). bits 39–16 of the accumulators are unchanged. The SP is incremented by 2.

Before				After				
AC0	00	4500	0000	AC0	00	4500	4890	
AC1	F7	5678	9432	AC1	F7	5678	2300	
SP			0300	SP			0302	
300			4890	300			4890	
301			2300	301			2300	

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	POP dst	Yes	2	1	X

0101 000E FDDD x010 Opcode

**Operands** dst

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to destination register dst.

When the destination register, dst, is an accumulator, the content of the 16-bit data memory operand is moved to the destination accumulator low part, ACx(15-0). The guard bits and the 16 higher bits of the accumulator, ACx(39-16), are reloaded (unchanged) with the current value and are not

modified by this instruction. SP is incremented by 1.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
POP AC0	The content of the memory location pointed by the data stack pointer (SP) is copied to
	AC0(15–0). bits 39–16 of AC0 are unchanged. The SP is incremented by 1.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	POP dst, Smem	No	3	1	Х

Opcode | 1110 0100 | AAAA AAAI | FDDD x1xx

Operands dst, Smem

**Description**This instruction moves the content of the 16-bit data memory location pointed

by SP to destination register dst and moves the content of the 16-bit data memory location pointed by SP + 1 to data memory (Smem) location.

When the destination register, dst, is an accumulator, the content of the 16-bit

data memory operand is moved to the destination accumulator low part, ACx(15–0). The guard bits and the 16 higher bits of the accumulator, ACx(39–16), are reloaded (unchanged) with the current value and are not

modified by this instruction. SP is incremented by 2.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
POP AC0, *AR3	The content of the memory location pointed by the data stack pointer (SP) is copied to AC0(15–0) and the content of the memory location pointed by SP + 1 is copied to the location addressed by AR3. bits 39–16 of AC0 are unchanged. The SP is incremented by 2.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	POP dbl(ACx)	Yes	2	1	X

0101 000E xxDD x011 Opcode

**Operands** ACx

**Description** This instruction moves the content of the 16-bit data memory location pointed

> by SP to the accumulator high part ACx(31–16) and moves the content of the 16-bit data memory location pointed by SP + 1 to the accumulator low part

ACx(15-0).

The guard bits of the accumulator, ACx(39–32), are reloaded (unchanged) with the current value and are not modified by this instruction. SP is

incremented by 2.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
POP dbl(AC1)	The content of the memory location pointed by the data stack pointer (SP) is copied to AC1(31–16) and the content of the memory location pointed by SP + 1 is copied to AC1(15–0). bits 39–32 of AC1 are unchanged. The SP is incremented by 2.

Before		After		
AC1	03 3800 FC00	AC1	03 5644	F800
SP	0304	SP		0306
304	5644	304		5644
305	F800	305		F800

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	POP Smem	No	2	1	Х

Opcode 1011 1011 AAAA AAAI

**Operands** Smem

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to data memory (Smem) location. SP is incremented by 1.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
POP *AR1	The content of the memory location pointed by the data stack pointer (SP) is copied to
	the location addressed by AR1. The SP is incremented by 1.

Before		After	
AR1	0200	AR1	0200
SP	0300	SP	0301
200	3400	200	6903
300	6903	300	6903

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	POP dbl(Lmem)	No	2	1	Χ

#### | 1011 | 1000 | AAAA | AAAI Opcode

**Operands** Lmem

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to the 16 highest bits of data memory location Lmem and moves the content of the 16-bit data memory location pointed by SP + 1 to the 16 lowest

bits of data memory location Lmem.

When Lmem is at an even address, the two 16-bit values popped from the stack are stored at memory location Lmem in the same order. When Lmem is at an odd address, the two 16-bit values popped from the stack are stored at

memory location Lmem in the reverse order.

SP is incremented by 2.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
POP dbl(*AR3-)	The content of the memory location pointed by the data stack pointer (SP) is copied to the 16 highest bits of the location addressed by AR3 and the content of the memory location pointed by SP + 1 is copied to the 16 lowest bits of the location addressed by AR3. Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution. The SP is incremented by 2.

# **POPBOTH**

Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	POPBOTH xdst			Yes	2	1	Х
Opcod	e			010	01 00	OE XDI	D 0100
Operar	nds	xdst					
Description		addressed by	on moves the conte the data stack pointe ACx or to the 23-bit des	er (SP) and syst	tem sta	ack pointe	er (SSP) to
			f xdst(15–0) is loaded st(31–16) is loaded fro				
		by SSP are di	a 23-bit register, the uscarded and only the 7 part of xdst(22–16).	• •		-	
			s an accumulator, the with the current value	-	•		
Status	Bits	Affected by	none				
		Affects	none				
Repeat	t	This instruction	on can be repeated.				
See Als	so	See the follow	ving other related inst	ructions:			
		☐ POP (Pop	Top of Stack)				
		☐ PSH (Pus	sh to Top of Stack)				
		☐ PSHBOT	H (Push Accumulator	or Extended Au	ıxiliary	Register	Content to

Stack Pointers)

#### port

#### Peripheral Port Register Access Qualifiers

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	port(Smem)	No	1	1	D
[2]	port(k16)	No	3	1	D
Opcode				100	

#### **Operands**

k16, Smem

### **Description**

These operand qualifiers allow you to locally disable access toward the data memory and enable access to the 64K-word I/O space. The I/O data location is specified by the Smem, Xmem, or Ymem fields.

- □ An operand qualifier may be included in any instruction making a word single data memory access Smem or Xmem that is used in a read operation, except the DELAY and MACMZ instructions.
- An operand qualifier may be included in any instruction making a word single data memory access Smem or Ymem that is used in a write operation, except the DELAY and MACMZ instructions.
- An operand qualifier cannot be executed as a stand-alone instruction (assembler generates an error message).

Any instruction making a word single data memory access Smem (except those listed above) can use the port(k16) addressing mode to access the 64K-word I/O space with an immediate address. When an instruction uses port(k16), the 16-bit unsigned constant, k16, is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using port(k16) cannot be executed in parallel with another instruction.

The following indirect operands cannot be used for accesses to I/O space. An instruction using one of these operands requires a 2-byte extension to the instruction. Because of the extension, an instruction using one of the following indirect operands cannot be executed with these operand qualifiers.

*ARn(#K16)
*+ARn(#K16)
*CDP(#K16)
*+CDP(#K16)

### port Peripheral Port Register Access Qualifiers

Status Bits Affected by none

Affects none

**Repeat** An instruction using this operand qualifier can be repeated.

# Example 1

Syntax	Description
MOV port(*CDP+), T2	The content addressed by CDP (I/O address) is loaded into T2. After being used for the address, CDP is incremented by 1.

Syntax	Description
MOV *CDP, port(#456h)	The content addressed by CDP is written to I/O address 456h.

# **PSH**

# Push to Top of Stack

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	PSH src1, src2	Yes	2	1	Х
[2]	PSH src	Yes	2	1	X
[3]	PSH src,Smem	No	3	1	X
[4]	PSH dbl(ACx)	Yes	2	1	X
[5]	PSH Smem	No	2	1	X
[6]	PSH dbl(Lmem)	No	2	1	Х

Description	These instructions move one or two operands to the data memory location addressed by the data stack pointer (SP). The operands may be:
	<ul><li>an accumulator, auxiliary, or temporary register</li><li>a data memory location</li></ul>
	The decrement operation performed on SP is done by the A-unit address generator dedicated to the stack addressing management.
Status Bits	Affected by none
	Affects none
See Also	See the following other related instructions:
	☐ POP (Pop Top of Stack)
	<ul> <li>POPBOTH (Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers)</li> </ul>
	☐ PSHBOTH (Push Accumulator or Extended Auxiliary Register Content to Stack Pointers)

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	PSH src1, src2	Yes	2	1	Х

Opcode 0011 100E FSSS FDDD

Note: FSSS = src1, FDDD = src2

Operands src1, src2

**Description** This instruction decrements SP by 2, then moves the content of the source

register src1 to the 16-bit data memory location pointed by SP and moves the content of the source register src2 to the 16-bit data memory location pointed

by SP + 1.

When the source register, src1 or src2, is an accumulator, the source accumulator low part, ACx(15-0), is moved to the 16-bit data memory

operand.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
PSH AR0, AC1	The data stack pointer (SP) is decremented by 2. The content of AR0 is copied to the memory location pointed by SP and the content of AC1(15–0) is copied to the memory location pointed by SP + 1.

Before				After				
AR0			0300	AR0			0300	
AC1	03	5644	F800	AC1	03	5644	F800	
SP			0300	SP			02FE	
2FE			0000	2FE			0300	
2FF			0000	2FF			F800	
300			5890	300			5890	

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	PSH src	Yes	2	1	X

0101 000E FSSS x110 Opcode

**Operands** src

This instruction decrements SP by 1, then moves the content of the source Description

> register (src) to the 16-bit data memory location pointed by SP. When the source register is an accumulator, the source accumulator low part,

ACx(15–0), is moved to the 16-bit data memory operand.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH AC0	The data stack pointer (SP) is decremented by 1. The content of AC0(15–0) is copied to the memory location pointed by SP.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	PSH src, Smem	No	3	1	Χ

1110 0100 AAAA AAAI FSSS x0xx Opcode

**Operands** Smem, src

Description This instruction decrements SP by 2, then moves the content of the source

> register (src) to the 16-bit data memory location pointed by SP and moves the content of the data memory (Smem) location to the 16-bit data memory

location pointed by SP + 1.

When the source register is an accumulator, the source accumulator low part,

ACx(15–0), is moved to the 16-bit data memory operand.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH AC0, *AR3	The data stack pointer (SP) is decremented by 2. The content of AC0(15–0) is copied to the memory location pointed by SP and the content addressed by AR3 is copied to the memory location pointed by SP + 1.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	PSH dbl(ACx)	Yes	2	1	Х

0101 000E xxSS x111 Opcode

**Operands** ACx

This instruction decrements SP by 2, then moves the content of the Description

> accumulator high part ACx(31-16) to the 16-bit data memory location pointed by SP and moves the content of the accumulator low part ACx(15-0) to the

16-bit data memory location pointed by SP + 1.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
\ /	The data stack pointer (SP) is decremented by 2. The content of AC0(31–16) is copied to the memory location pointed by SP and the content of AC0(15–0) is copied to the memory location pointed by SP + 1.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	PSH Smem	No	2	1	X

1011 0101 AAAA AAAI Opcode

**Operands** Smem

Description This instruction decrements SP by 1, then moves the content of the data

memory (Smem) location to the 16-bit data memory location pointed by SP.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH *AR1	The data stack pointer (SP) is decremented by 1. The content addressed by AR1 is copied
	to the memory location pointed by SP.

Before		After			
*AR1	6903	*AR1	6903		
SP	0305	SP	0304		
304	0000	304	6903		
305	0300	305	0300		

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit Size Cycles P			
[6]	PSH dbl(Lmem)	No	2	1	Х

| 1011 | 0111 | AAAA AAAI Opcode

**Operands** Lmem

**Description** This instruction decrements SP by 2, then moves the 16 highest bits of data

memory location Lmem to the 16-bit data memory location pointed by SP and moves the 16 lowest bits of data memory location Lmem to the 16-bit data

memory location pointed by SP + 1.

When Lmem is at an even address, the two 16-bit values pushed onto the stack are stored at memory location Lmem in the same order. When Lmem is at an odd address, the two 16-bit values pushed onto the stack are stored at

memory location Lmem in the reverse order.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH dbl(*AR3-)	The data stack pointer (SP) is decremented by 2. The 16 highest bits of the content at the location addressed by AR3 are copied to the memory location pointed by SP and the 16 lowest bits of the content at the location addressed by AR3 are copied to the memory location pointed by SP + 1. Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

# **PSHBOTH**

Push Accumulator or Extended Auxiliary Register Content to Stack Pointers

# **Syntax Characteristics**

				Parallel				
No.	Syntax			Enable Bit	Size	Cycles	Pipeline	
[1]	PSHBOTH xsrc			Yes	2	1	Х	
Opcode	e			010	01 00	0E XSS	s 0101	
Operar	nds	xsrc						
Description		This instruction moves the lower 32 bits of ACx or the content of the 23-bit source register (XARx, XSP, XSSP, XDP, or XCDP) to the two 16-bit memory locations addressed by the data stack pointer (SP) and system stack pointer (SSP).						
		The content of xsrc(15–0) is moved to the location addressed by SP and the content of xsrc(31–16) is moved to the location addressed by SSP.						
		When xsrc is a 23-bit register, the upper 9 bits of the location addressed by SSP are filled with 0.						
Status	Bits	Affected by	none					
		Affects	none					
Repeat	:	This instruction can be repeated.						
See Also		See the following other related instructions:						
		☐ POP (Pop	Top of Stack)					
		_	H (Pop Accumulator or k Pointers)	r Extended A	Auxiliar	y Registe	er Content	
		☐ PSH (Pus	h to Top of Stack)					

# **RESET**

### Software Reset

# **Syntax Characteristics**

				Parallel				
No.	Syntax			Enable Bit	Size	Cycles	Pipeline	
[1]	RESET			No	2	?	D	
Opcod	e			10	01 03	100   xxx	xx xxxx	
Operar	nds	none						
Description			This instruction performs a nonmaskable software reset that can be used any time to put the device in a known state.					
		(Table 5–6 an pointer registe is acknowledge pending intering system control	ruction affects ST0_5 ad Figure 5–3); statu ers (IVPD and IVPH) a ged, the INTM is set rupts in IFR0 and IF of register, the interr ferent from the initiali	s register ST3 re not affected to 1 to disab R1 are cleare rupt vectors p	B_55 a . When le mas d. The ointer,	nd interru the reset kable inte initializa and the	ipt vectors instruction errupts. All tion of the peripheral	
Status	Bits	Affected by	none					

IFR0, IFR1, ST0\_55, ST1\_55, ST2\_55 Affects

Repeat This instruction cannot be repeated.

Table 5–6. Effects of a Software Reset on DSP Registers

Register	Bit	Reset Value	Comment
T2	All	0	All bits are cleared. To ensure TMS320C54x DSP compatibility, instructions affected by ASM bit will use a shift count of 0 (no shift).
IFR0	All	0	All pending interrupt flags are cleared.
IFR1	All	0	All pending interrupt flags are cleared.
ST0_55	ACOV2	0	AC2 overflow flag is cleared.
	ACOV3	0	AC3 overflow flag is cleared.
	TC1	1	Test control flag 1 is cleared.
	TC2	1	Test control flag 2 is cleared.
	CARRY	1	CARRY bit is cleared.
	ACOV0	0	AC0 overflow flag is cleared.
	ACOV1	0	AC1 overflow flag is cleared.
	DP	0	All bits are cleared, data page 0 is selected.
ST1_55	BRAF	0	This flag is cleared.
	CPL	0	The DP (rather than SP) direct addressing mode is selected. Direct accesses to data space are made relative to the data page register (DP).
	XF	1	External flag is set.
	НМ	0	When an active HOLD signal forces the DSP to place its external interface in the high-impedance state, the DSP continues executing code from internal memory.
	INTM	1	Maskable interrupts are globally disabled.
	M40	0	32-bit (rather than 40-bit) computation mode is selected for the D unit.
	SATD	0	CPU will not saturate overflow results in the D unit.
	SXMD	1	Sign-extension mode is on.
	C16	0	Dual 16-bit mode is off. For an instruction that is affected by C16, the D-unit ALU performs one 32-bit operation rather than two parallel 16-bit operations.
	FRCT	0	Results of multiply operations are not shifted.
	C54CM	1	TMS320C54x-compatibility mode is on.
	ASM	0	Instructions affected by ASM will use a shift count of 0 (no shift).

Table 5–6. Effects of a Software Reset on DSP Registers (Continued)

Register	Bit	Reset Value	Comment
ST2_55	ARMS	0	When you use the AR indirect addressing mode, the DSP mode (rather than control mode) operands are available.
	DBGM	1	Debug events are disabled.
	EALLOW	0	A program cannot write to the non-CPU emulation registers.
	RDM	0	When an instruction specifies that an operand should be rounded, the CPU uses rounding to the infinite (rather than rounding to the nearest).
	CDPLC	0	CDP is used for linear addressing (rather than circular addressing).
	AR7LC	0	AR7 is used for linear addressing.
	AR6LC	0	AR6 is used for linear addressing.
	AR5LC	0	AR5 is used for linear addressing.
	AR4LC	0	AR4 is used for linear addressing.
	AR3LC	0	AR3 is used for linear addressing.
	AR2LC	0	AR2 is used for linear addressing.
	AR1LC	0	AR1 is used for linear addressing.
	AR0LC	0	AR0 is used for linear addressing.

Figure 5–3. Effects of a Software Reset on Status Registers

# ST0\_55

15	14	13	12	11	10	9
ACOV2	ACOV3	TC1	TC2	CARRY	ACOV0	ACOV1
0	0	1	1	1	0	0

8		0
	DP	
	0	

### ST1\_55

15	14	13	12	11	10	9	8
BRAF	CPL	XF	НМ	INTM	M40	SATD	SXMD
0	0	1	0	1	0	0	1
7	6	5	4				0
C16	FRCT	C54CM			ASM		
0	0	1			0		

### ST2\_55

	15	14	13	12	11	10	9	8
	ARMS	Reserved		DBGM	EALLOW	RDM	Reserved	CDPLC
	0			1	0	0		0
	7	6	5	4	3	2	1	0
	AR7LC	AR6LC	AR5LC	AR4LC	AR3LC	AR2LC	AR1LC	AR0LC
_	0	0	0	0	0	0	0	0

RET

#### Return Unconditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RET	Yes	2	5	D

Opcode

**Operands** 

none

Description

This instruction passes control back to the calling subroutine.

After returning from a called subroutine, the CPU restores the value of two internal registers: the program counter (PC) and a loop context register. The CPU uses these values to re-establish the context of the program sequence.

In the slow-return process (default), the return address (from the PC) and the loop context bits are restored from the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are restored from the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The loop context bits concatenated with the 8 MSBs of the return address are popped from the top of the system stack pointer (SSP). The SSP is incremented by 1 word in the address phase of the pipeline.
- □ The 16 LSBs of the return address are popped from the top of the data stack pointer (SP). The SP is incremented by 1 word in the address phase of the pipeline.

System Stack (SSP)

Before 
$$\rightarrow$$
 SSP = x (Loop bits):PC(23–16)

Return

After  $\rightarrow$  SSP = x + 1 Previously stored data

Return

# **RET** Return Unconditionally

Affected by none

Affects none

Repeat This instruction cannot be repeated.

See Also See the following other related instructions:

CALL (Call Unconditionally)

CALLCC (Call Conditionally)

RETCC (Return Conditionally)

RETI (Return from Interrupt)

# Example

Syntax	Description
RET	The program counter is loaded with the return address of the calling subroutine.

5-378 Instruction Set Descriptions

#### RETCC

#### Return Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[1]	RETCC cond	Yes	3	5/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### Opcode

0000 001E xCCC CCCC xxxx xxxx

#### **Operands**

cond

#### Description

This instructions evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a return occurs to the return address of the calling subroutine. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1-3 for a list of conditions.

After returning from a called subroutine, the CPU restores the value of two internal registers: the program counter (PC) and a loop context register. The CPU uses these values to re-establish the context of the program sequence.

In the slow-return process (default), the return address (from the PC) and the loop context bits are restored from the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are restored from the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. For fastreturn mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

When a return from a subroutine occurs:

- ☐ The loop context bits concatenated with the 8 MSBs of the return address are popped from the top of the system stack pointer (SSP). The SSP is incremented by 1 word in the read phase of the pipeline.
- ☐ The 16 LSBs of the return address are popped from the top of the data stack pointer (SP). The SP is incremented by 1 word in the read phase of the pipeline.

#### System Stack (SSP)

# Data Stack (SP)

Before Return	$\rightarrow$	SSP = x	(Loop bits):PC(23–16)
After	$\rightarrow$	SSP = x + 1	Previously stored data

Before Return	$\rightarrow$	SP = y	PC(15-0)
After Return	$\rightarrow$	SP = y + 1	Previously stored data

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ CALL (Call Unconditionally)
- ☐ CALLCC (Call Conditionally)
- ☐ RET (Return Unconditionally)
- ☐ RETI (Return from Interrupt)

#### Example

Return

Syntax	Description
RETCC ACOV0 = #0	The AC0 overflow bit is equal to 0, the program counter (PC) is loaded with the
	return address of the calling subroutine.

Before		After	
ACOV0	0	ACOV0	0
PC		PC	(return address)
SP		SP	

#### RETI

#### Return from Interrupt

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RETI	Yes	2	5	D
Opcod	le	010	00 10	OOE xxx	x x101

# **Operands**

none

#### Description

This instruction passes control back to the interrupted task.

After returning from an interrupt service routine (ISR), the CPU automatically restores the value of some CPU registers and two internal registers: the program counter (PC) and a loop context register. The CPU uses these values to re-establish the context of the program sequence.

In the slow-return process (default), the return address (from the PC), the loop context bits, and some CPU registers are restored from the stacks (in memory). When the CPU returns from an ISR, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are restored from the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. Some CPU registers are restored from the stacks (in memory). For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

- ☐ The loop context bits concatenated with the 8 MSBs of the return address are popped from the top of the system stack pointer (SSP). The SSP is incremented by 1 word in the address phase of the pipeline.
- ☐ The 16 LSBs of the return address are popped from the top of the data stack pointer (SP). The SP is incremented by 1 word in the address phase of the pipeline.
- ☐ The debug status register (DBSTAT) content is popped from the top of SSP. The SSP is incremented by 1 word in the access phase of the pipeline.
- The status register 1 (ST1 55) content is popped from the top of SP. The SP is incremented by 1 word in the access phase of the pipeline.
- ☐ The 7 higher bits of status register 0 (ST0\_55) concatenated with 9 zeroes are popped from the top of SSP. The SSP is incremented by 1 word in the read phase of the pipeline.

☐ The status register 2 (ST2\_55) content is popped from the top of SP. The SP is incremented by 1 word in the read phase of the pipeline.



# Before Return $\rightarrow$ SSP = x(Loop bits):PC(23-16)SSP = x + 1DBSTATSSP = x + 2ST0\_55(15-9)After $\rightarrow$ SSP = x + 3Previously stored dataReturn

#### Data Stack (SP)

	$\rightarrow$ SP = y	PC(15-0)
Return	SP = y + 1	ST1_55
	SP = y + 2	ST2_55
After	$\rightarrow$ SP = y + 3	Previously stored data
Return	·	

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ INTR (Software Interrupt)
- ☐ RET (Return Unconditionally)
- ☐ RETCC (Return Conditionally)
- ☐ TRAP (Software Trap)

Syntax	Description
RETI	The program counter (PC) is loaded with the return address of the interrupted task.

#### ROL

#### Rotate Left Accumulator, Auxiliary, or Temporary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	ROL BitOut, src, BitIn, dst				
[1]	ROL TC2, src, TC2, dst	Yes	3	1	X
[2]	ROL TC2, src, CARRY, dst	Yes	3	1	X
[3]	ROL CARRY, src, TC2, dst	Yes	3	1	X
[4]	ROL CARRY, src, CARRY, dst	Yes	3	1	X

#### **Opcode**

0001 001E FSSS xx11 FDDD 0xvv

# **Operands**

dst, src

#### Description

This instruction performs a bitwise rotation to the MSBs. Both TC2 and CARRY can be used to shift in one bit (BitIn) or to store the shifted out bit (BitOut). The one bit in BitIn is shifted into the source (src) operand and the shifted out bit is stored to BitOut.

- When the destination (dst) operand is an accumulator:
  - if an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the register are zero extended to 40 bits
  - the operation is performed on 40 bits in the D-unit shifter
  - BitIn is inserted at bit position 0
  - BitOut is extracted at a bit position according to M40
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - if an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation
  - the operation is performed on 16 bits in the A-unit ALU
  - BitIn is inserted at bit position 0
  - BitOut is extracted at bit position 15

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by CARRY, M40, TC2

Affects CARRY, TC2

Syntax	Description
	The value of TC2 (1) before the execution of the instruction is shifted into the LSB of AC1 and bit 31 shifted out from AC1 is stored in the CARRY status bit. The rotated value is stored in AC1. Because M40 = 0, the guard bits (39–32) are cleared.

Before		After	
AC1	OF E340 5678	AC1	00 C680 ACF1
TC2	1	TC2	1
CARRY	1	CARRY	1
M40	0	M40	0

#### **ROR**

#### Rotate Right Accumulator, Auxiliary, or Temporary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	ROR Bitln, src, BitOut, dst				
[1]	ROR TC2, src, TC2, dst	Yes	3	1	X
[2]	ROR TC2, src, CARRY, dst	Yes	3	1	X
[3]	ROR CARRY, src, TC2, dst	Yes	3	1	X
[4]	ROR CARRY, src, CARRY, dst	Yes	3	1	X

**Opcode** 

0001 001E FSSS xx11 FDDD 1xvv

# **Operands**

dst, src

#### Description

This instruction performs a bitwise rotation to the LSBs. Both TC2 and CARRY can be used to shift in one bit (BitIn) or to store the shifted out bit (BitOut). The one bit in Bitln is shifted into the source (src) operand and the shifted out bit is stored to BitOut.

- When the destination (dst) operand is an accumulator:
  - if an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the register are zero extended to 40 bits
  - the operation is performed on 40 bits in the D-unit shifter
  - BitIn is inserted at a bit position according to M40
  - BitOut is extracted at bit position 0
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - if an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation
  - the operation is performed on 16 bits in the A-unit ALU
  - BitIn is inserted at bit position 15
  - BitOut is extracted at bit position 0

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** 

Affected by CARRY, M40, TC2

Affects CARRY, TC2 Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ ROL (Rotate Left Accumulator, Auxiliary, or Temporary Register Content)

Syntax	Description
ROR TC2, AC0, TC2, AC1	The value of TC2 (1) before the execution of the instruction is shifted into bit 31 of AC0 and the LSB shifted out from AC0 is stored in TC2. The rotated value is stored in AC1. Because M40 = 0, the guard bits (39–32) are cleared.

Before			After			
AC0	5F B000	1234	AC0	5F	в000	1234
AC1	00 C680	ACF1	AC1	00	D800	091A
TC2		1	TC2			0
M40		0	M40			0

#### ROUND

#### Round Accumulator Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ROUND [ACx,] ACy	Yes	2	1	Х

#### Opcode

0101 010E DDSS 101%

#### **Operands**

ACx, ACy

#### Description

This instruction performs a rounding of the source accumulator ACx in the D-unit:

ACy = rnd(ACx)

- ☐ The rounding operation depends on RDM:
  - When RDM = 0, the biased rounding to the infinite is performed. 8000h (2<sup>15</sup>) is added to the 40-bit source accumulator ACx.
  - When RDM = 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSBs of the 40-bit source accumulator ACx, 8000h (215) is added:

```
if(8000h < bit(15-0) < 10000h)
   add 8000h to the 40-bit source accumulator ACx
else if( bit(15-0) == 8000h)
   if(bit(16) == 1)
   add 8000h to the 40-bit source accumulator ACx
```

If a rounding has been performed, the 16 lowest bits of the result are cleared to 0.

- Addition overflow detection depends on M40.
- □ No addition carry report is stored in CARRY status bit.
- ☐ If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the rounding is performed without clearing the LSBs of accumulator ACx.

# **ROUND** Round Accumulator Content

**Status Bits** Affected by C54CM, M40, RDM, SATD

Affects ACOVy

**Repeat** This instruction cannot be repeated.

Syntax	Description
ROUND AC0, AC1	The content of AC0 is added to 8000h, the 16 LSBs are cleared to 0, and the result is stored in AC1. M40 is cleared to 0, so overflow is detected at bit 31; SATD is cleared to 0, so AC1 is not saturated.

Before				After			
AC0	EF	0FF0	8023	AC0	EF	0FF0	8023
AC1	00	0000	0000	AC1	EF	0FF1	0000
RDM			1	RDM			1
M40			0	M40			0
SATD			0	SATD			0
ACOV1			0	ACOV1			1

#### RPT

# Repeat Single Instruction Unconditionally

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	RPT k8	Yes	2	1	AD
[2]	RPT k16	Yes	3	1	AD
[3]	RPT CSR	Yes	2	1	AD

#### Description

This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1 or an immediate value, kx + 1. This value is loaded into the repeat counter register (RPTC). The maximum number of executions of a given instruction or paralleled instructions is  $2^{16} - 1$  (65535).

The repeat single mechanism triggered by these instructions is interruptible.

These instructions cannot be repeated.

These instructions cannot be used as the last instruction in a repeat loop structure.

Two paralleled instructions can be repeated when following the parallelism general rules.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

#### **Status Bits**

Affected by none

Affects

#### See Also

See the following other related instructions:

none

- RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)
- □ RPTB (Repeat Block of Instructions Unconditionally)
- ☐ RPTCC (Repeat Single Instruction Conditionally)
- ☐ RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)

# Repeat Single Instruction Unconditionally

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPT k8			Yes	2	1	AD
[2]	RPT k16			Yes	3	1	AD
Opcod	e	k8		01	00 11	LOE   kkk	k kkkk
		k16	0000	110E   kk	kk kl	kkk kkk	k kkkk
Operar	nds	kx					
Descri	otion	instructions the	n repeats the next number of times spec register (RPTC):				-
		☐ Is loaded w	vith the immediate val	ue in the add	lress pl	nase of the	e pipeline.
		☐ Is decreme	ented by 1 in the deco	de phase of	the rep	eated inst	ruction.
		☐ Contains 0	at the end of the repo	eat single me	chanis	m.	
		Must not be mechanism	e accessed when it is n.	being decrei	mented	in the rep	eat single
		The repeat sing	gle mechanism trigge	red by this in	structio	n is interr	uptible.
		Two paralleled general rules.	instructions can be r	epeated whe	en follo	wing the p	parallelism
		This instruction structure.	n cannot be used a	s the last in	structio	n in a re	peat loop
		See section 1.5 mechanism.	ofor a list of instruction	ns that canno	t be us	ed in a rep	eat single
Status	Bits	Affected by	none				
		Affects	none				
Repeat	:	This instruction	cannot be repeated.				

# Example 1

Syntax	Description
RPT #3	The single instruction following the repeat instruction is repeated four times.
MACM *AR3+, *AR4+, AC1	

Before				After			
AC1	00 0	0000	0000	AC1	00	3376	AD10
AR3			0200	AR3			0204
AR4			0400	AR4			0404
200			AC03	200			AC03
201			3468	201			3468
202			FE00	202			FE00
203			23DC	203			23DC
400			D768	400			D768
401			6987	401			6987
402			3400	402			3400
403			7900	403			7900

Syntax	Description
RPT #513	A single instruction is repeated as defined by the unsigned 16-bit value + 1
	(513 + 1).

# Repeat Single Instruction Unconditionally

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline	
[3]	RPT CSR			Yes	2	1	AD	
Opcod	e			01	00 1	00E   xxx	xx x000	
Opera	nds	none						
Descri	ption	This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. The repeat counter register (RPTC):						
		☐ Is loaded v	vith CSR content in th	e address ph	ase of	the pipeli	ne.	
		☐ Is decreme	ented by 1 in the deco	de phase of t	he rep	eated inst	truction.	
		Contains 0 at the end of the repeat single mechanism.						
		<ul><li>Must not b mechanism</li></ul>	e accessed when it is n.	being decrer	nentec	I in the re	peat single	
		The repeat sing	The repeat single mechanism triggered by this instruction is interruptible.					
		Two paralleled instructions can be repeated when following the parallelism general rules.						
		This instruction structure.	n cannot be used a	s the last in	structio	on in a re	epeat loop	
		See section 1.5 mechanism.	5 for a list of instruction	ns that canno	t be us	ed in a re	peat single	
Status	Bits	Affected by	none					
		Affects	none					
Repea	t	This instruction	cannot be repeated.					

Syntax	Description
RPT CSR	The single instruction following the repeat instruction is repeated as defined
MACM *AR3+, *AR4+, AC1	by the content of CSR + 1.

Before		After	
AC1	00 0000 0000	AC1	00 3376 AD10
CSR	0003	CSR	0003
AR3	0200	AR3	0204
AR4	0400	AR4	0404
200	AC03	200	AC03
201	3468	201	3468
202	FE00	202	FE00
203	23DC	203	23DC
400	D768	400	D768
401	6987	401	6987
402	3400	402	3400
403	7900	403	7900

#### RPTADD

#### Repeat Single Instruction Unconditionally and Increment CSR

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTADD CSR, TAX	Yes	2	1	Х
[2]	RPTADD CSR, k4	Yes	2	1	Χ

#### Description

These instructions repeat the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. This value is loaded into the repeat counter register (RPTC). The maximum number of executions of a given instruction or paralleled instructions is  $2^{16}$  –1 (65535).

With the A-unit ALU, these instructions allow the content of CSR to be incremented. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.

The repeat single mechanism triggered by these instructions is interruptible.

Two paralleled instructions can be repeated when following the parallelism general rules.

These instructions cannot be repeated.

These instructions cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

# Status Bits Affected by none Affects none

#### **See Also** See the following other related instructions:

- ☐ RPT (Repeat Single Instruction Unconditionally)
- ☐ RPTB (Repeat Block of Instructions Unconditionally)
- □ RPTCC (Repeat Single Instruction Conditionally)
- RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)

#### Repeat Single Instruction Unconditionally and Increment CSR

TAx

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTADD CSR, TAX	Yes	2	1	Х

# Opcode

0100 100E FSSS x001

# **Operands** Description

This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. The repeat counter register (RPTC):

- ☐ Is loaded with CSR content in the address phase of the pipeline.
- ☐ Is decremented by 1 in the decode phase of the repeated instruction.
- Contains 0 at the end of the repeat single mechanism.
- ☐ Must not be accessed when it is being decremented in the repeat single mechanism.

With the A-unit ALU, this instruction allows the content of CSR to be incremented by the content of TAx. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.

The repeat single mechanism triggered by this instruction is interruptible.

Two paralleled instructions can be repeated when following the parallelism general rules.

This instruction cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

This instruction cannot be repeated.

Syntax Description	
RPTADD CSR, T1	A single instruction is repeated as defined by the content of CSR + 1. The content
	of CSR is incremented by the content of temporary register T1.

#### Repeat Single Instruction Unconditionally and Increment CSR

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	RPTADD CSR, k4	Yes	2	1	Χ

#### Opcode

0100 100E kkkk x010

# Operands

k4

**Description**This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. The repeat counter register (RPTC):

- ☐ Is loaded with CSR content in the address phase of the pipeline.
- ☐ Is decremented by 1 in the decode phase of the repeated instruction.
- ☐ Contains 0 at the end of the repeat single mechanism.
- Must not be accessed when it is being decremented in the repeat single mechanism.

With the A-unit ALU, this instruction allows the content of CSR to be incremented by k4. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.

The repeat single mechanism triggered by this instruction is interruptible.

Two paralleled instructions can be repeated when following the parallelism general rules.

This instruction cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

#### **Status Bits**

Affected by none

Affects

#### Repeat

This instruction cannot be repeated.

none

Syntax	Description				
RPTADD CSR, #2	A single instruction is repeated as defined by the content of CSR + 1. The content				
	of CSR is incremented by the unsigned 4-bit value (2).				

**Parallel** 

# **RPTB**

# Repeat Block of Instructions Unconditionally

# **Syntax Characteristics**

No.	Syntax		Enable Bit	Size	Cycles	Pipeline
[1]	RPTBLOCAL	omad	Yes	2	1	AD
[2]	RPTB pmad		Yes	3	1	AD
Descri	ption	These instructions repeat a block of in	nstructions the r	number	of times s	pecified by:
		the content of BRC0 + 1, if no the content of BRS1 + 1, if one lo	•	-		
		Loop structures defined by thes characteristics:	e instructions	must	have the	following
		☐ The minimum number of instruc	tions executed	within o	ne loop ite	eration is 2.
		☐ The minimum number of cycle	s executed with	nin one	loop itera	ation is 2.
		☐ The maximum loop size is 64K	Cbytes.			
		☐ The block-repeat counter region before the end of the loops in number from these registers w	order to extra	ct the c	orrect loc	•
		☐ The block-repeat operation of destination address outside the	-		•	ching to a
		☐ C54CM bit in ST1_55 cannot b	e modified with	nin a bl	ock-repea	at loop.
		These instructions cannot be repeat	ated.			
		See section 1.5 for a list of instruct mechanism.	ions that canno	ot be us	ed in a re	peat block
Status	Bits	Affected by none				
		Affects none				
See Al	so	See the following other related inst	tructions:			
		☐ RPT (Repeat Single Instruction	n Unconditiona	lly)		
		☐ RPTADD (Repeat Single Instru	ction Unconditi	onally	and Increi	ment CSR)

☐ RPTCC (Repeat Single Instruction Conditionally)

☐ RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)

#### Repeat Block of Instructions Unconditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTBLOCAL pmad	Yes	2	1	AD

#### Opcode

0100 101E 1111 1111

#### **Operands**

pmad

#### Description

This instruction repeats a block of instructions the number of times specified by:

- the content of BRC0 + 1, if no loop has already been detected. In this case:
  - In the address phase of the pipeline, RSA0 is loaded with the program address of the first instruction of the loop.
  - The program address (pmad) of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA0.
  - BRC0 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC0 contains 0 after the block-repeat operation has ended.
- the content of BRS1 + 1, if one level of the loop has already been detected. In this case:
  - BRC1 is loaded with the content of BRS1 in the address phase of the repeat block instruction.
  - In the address phase of the pipeline, RSA1 is loaded with the program address of the first instruction of the loop.
  - The program address of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA1.
  - BRC1 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC1 contains 0 after the block-repeat operation has ended.
  - BRS1 content is not impacted by the block-repeat operation.

	op structures or aracteristics:	defined	by 1	this	instruction	must	have	the	following
	The minimum r	number o	f instr	uctio	ns executed	l within	one lo	op ite	ration is 2.
	The minimum	number	of cyc	cles e	executed wi	thin on	e loop	itera	tion is 2.
	The maximum loop size is 64K bytes.								
	The block-repeat operation can only be cleared by branching to a destination address outside the active block-repeat loop.								
	The block-repeat counter registers (BRCx) must be read 3 full cycles before the end of the loops in order to extract the correct loop iteration number from these registers without any pipeline stall.								
	C54CM bit in ST1_55 cannot be modified within a block-repeat loop.								
	The following in structure:	nstructio	ns ca	nnot	be used as t	the last	instruc	ction i	n the loop
	RPT	RPTC	С		RPTADD				
	RPTSUB	XCC							
	ocal loop is defir n within the inst					loop is	s repea	tedly	executed
	All the code of the therefore, local of first-instruction a parallele RPTBLOCAL in	l repeat b ion misal d instru	olocks lignm ction	are ent.	limited to 64 The 64th by	l bytes te of th	minus ne IBQ	the 0 can c	to 3 bytes only occur
	The following in loop:	nstructio	ns ca	nnot	be used as t	he last	instruc	tion i	n the local
	RPT	RPTC	С		RPTADD				
	RPTSUB	XCC							
	Nested local re	epeat blo	ock (R	RPTB	LOCAL) ins	structio	ns are	allov	ved.
	See section 1.5 for a list of instructions that cannot be used in the local loop code.								
	code.  The only branch instructions allowed in a RPTBLOCAL structure are the branch instructions with a target branch address pointing to an instruction included within the loop code and being at a higher address than the branching instruction. In this case, the branch conditionally (BCC) instruction is executed in 3 cycles and the condition is evaluated in the address phase of the pipeline (there is a 3-cycle latency on the condition setting).								

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

- ☐ This instruction only uses block-repeat level 0; block-repeat level 1 is disabled.
- The block-repeat active flag (BRAF) is set to 1. BRAF is cleared to 0 at the end of the block-repeat operation when BRC0 contains 0.
- You can stop an active block-repeat operation by clearing BRAF to 0.
- □ Block-repeat control registers for level 1 are not used. Nested block-repeat operations are supported using the C54x convention with context save/restore and BRAF. The control-flow context register (CFCT) values are not used.
- ☐ BRAF is automatically cleared to 0 when a far branch (FB) or far call (FCALL) instruction is executed.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

This instruction cannot be repeated.

Syntax	Description
RPTBLOCAL	A block of instructions is repeated as defined by the content of BRC0 + 1.

	Address	BRC0	RSA0	REA0	BRS1
MOV #3, BRC0		0003	0000	0000	0000
RPTBLOCAL {	004003	?*	4005	400D	?
	004005	?	?	?	?
\ <sub>}</sub>	00400D	DTZ**	? 4005	? 400D	? 0000
*?: Unchanged **DTZ: Decrease till zero					

Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL)
Instruction

(a) 60-Byte Unaligned Loop-Legal Use

The entire local repeat block and the *next instruction* reside in the IBQ, this code is accepted by the assembler.

(b) 61-Byte Unaligned Loop with Single Instruction at End of Loop—Illegal Use

```
......; no alignment directive

RPTBLOCAL {

1st instruction

...... } 61-byte loop body

Last instruction

(nonparalleled = single)

}

next instruction
......
```

The RPTBLOCAL instruction is not aligned; the *next instruction* may not be fetched in the IBQ. Because the last instruction of the local repeat block is a nonparalleled (single) instruction, the CPU must confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is rejected by the assembler.

# Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL) Instruction (Continued)

(c) 61-Byte Unaligned Loop with Paralleled Instruction at End of Loop—Legal Use

```
......; no alignment directive

RPTBLOCAL {

1st instruction

......} 61-byte loop body

Last instruction (paralleled)

}

next instruction

......
```

The RPTBLOCAL instruction is not aligned; the *next instruction* may not be fetched in the IBQ. Because the last instruction of the local repeat block is a paralleled instruction, the CPU does not need to confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

(d) 61-Byte Aligned Loop with Single Instruction at End of Loop—Legal Use

The RPTBLOCAL instruction is aligned, so the entire local repeat block and the *next instruction* reside in the IBQ. Because the *next instruction* is in the IBQ, the CPU can confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL)
Instruction (Continued)

(e) 62-Byte Unaligned Loop-Illegal Use

```
RPTBLOCAL {

1st instruction

...... } 62-byte loop body

Last instruction

}

next instruction
......
```

The RPTBLOCAL instruction is not aligned; the entire local repeat block may not reside in the IBQ. Because the last instruction of the local repeat block may not reside in the IBQ, this code is rejected by the assembler.

(f) 62-Byte Aligned Loop with Single Instruction at End of Loop—Legal Use

```
align 4 ; alignment directive

NOP_16||NOP ; 3-byte instruction

RPTBLOCAL {

1st instruction

Last instruction

(nonparalleled = single)

}

next instruction

......
```

The NOP instructions are aligned so the RPTBLOCAL instruction, the entire local repeat block, and the *next instruction* reside in the IBQ. Because the *next instruction* is in the IBQ, the CPU can confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

# Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL) Instruction (Continued)

(g) 64-Byte Aligned Loop with Paralleled Instruction at End of Loop-Legal Use

```
align 4 ; alignment directive

NOP_16 ; 2-byte instruction

RPTBLOCAL {

1st instruction

...... } 64-byte loop body

Last instruction (paralleled)

}

next instruction
......
```

The NOP instruction is aligned, so the RPTBLOCAL instruction and the entire local repeat block reside in the IBQ; the *next instruction* is not fetched in the IBQ. Because the last instruction of the local repeat block is a paralleled instruction, the CPU does not need to confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

#### Repeat Block of Instructions Unconditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	RPTB pmad	Yes	3	1	AD

#### **Opcode**

0000 111E | 1111 1111 | 1111 1111

#### **Operands**

pmad

#### **Description**

This instruction repeats a block of instructions the number of times specified by:

- the content of BRC0 + 1, if no loop has already been detected. In this case:
  - In the address phase of the pipeline, RSA0 is loaded with the program address of the first instruction of the loop.
    - The program address (pmad) of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA0.
    - BRC0 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
    - BRC0 contains 0 after the block-repeat operation has ended.
- the content of BRS1 + 1, if one level of the loop has already been detected. In this case:
  - BRC1 is loaded with the content of BRS1 in the address phase of the repeat block instruction.
  - In the address phase of the pipeline, RSA1 is loaded with the program address of the first instruction of the loop.
  - The program address of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA1.
  - BRC1 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC1 contains 0 after the block-repeat operation has ended.
  - BRS1 content is not impacted by the block-repeat operation.

	op structures de aracteristics:	ifined by these	mstructions must ha	ave the following					
	The minimum number of instructions executed within one loop iteration is 2.								
	The minimum number of cycles executed within one loop iteration is 2.								
	The maximum le	oop size is 64K	bytes.						
	•	•	an only be cleared by active block-repeat loc						
	before the end	of the loops in	sters (BRCx) must be order to extract the corthout any pipeline stall.	rect loop iteration					
	C54CM bit in S	T1_55 cannot be	e modified within a bloc	ck-repeat loop.					
	The following ins structure:	structions canno	ot be used as the last ins	truction in the loop					
	RPT	RPTCC	RPTADD						
	RPTSUB	XCC							
	See section 1.5 block-repeat loc		nstructions that canno	t be used in the					
Со	mpatibility with	C54x devices	(C54CM = 1)						
Wh	When C54CM = 1:								
	IEH C34CIVI = 1.								
		only uses bloc	k-repeat level 0; block	r-repeat level 1 is					
	This instruction disabled.  The block-repea	at active flag (BR	ck-repeat level 0; block RAF) is set to 1. BRAF is on when BRC0 contains	cleared to 0 at the					
	This instruction disabled.  The block-repea end of the block	at active flag (BR -repeat operation	RAF) is set to 1. BRAF is	cleared to 0 at the s 0.					
	This instruction disabled.  The block-repeatend of the block  You can stop an Block-repeat coblock-repeat op	at active flag (BR c-repeat operation active block-re control registers derations are su store and BRAF.	RAF) is set to 1. BRAF is on when BRC0 contains	cleared to 0 at the s 0. ring BRAF to 0. ot used. Nested x convention with					

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated.

Syntax	Description
	A block of instructions is repeated as defined by the content of BRC0 + 1. A second loop of instructions is repeated as defined by the content of BRS1 + 1 (BRC1 is loaded with the content of BRS1).

	Address	BRC0	RSA0	REA0	BRS1	BRC1	RSA1	REA1
MOV #3, BRC0		0003	0000	0000	0000	0000	0000	0000
MOV #1, BRC1		?*	?	?	0001	0001	?	?
RPTB {	004006	?	4009	4017	?	?	?	?
	004009	?	?	?	?	?	?	?
RPTBLOCAL {	00400B	?	?	?	?	(BRS1)	400D	4015
	00400D	?	?	?	?	?	?	?
	004015	?	?	?	?	DTZ**	?	?
}								
	004017	DTZ**	?	?	?	?	?	?
}		0000	4009	4017	0001	0000	400D	4015
*?: Unchanged								
**DTZ: Decrease	till zero							

#### **RPTCC**

#### Repeat Single Instruction Conditionally

#### **Syntax Characteristics**

	C Onaraotoriot					
No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTCC k8, co	ond	Yes	3	1	AD
Opcod	le	0000	000E xC	CC C	CCC   kkł	kk kkkk
Opera	nds	cond, k8				
Descri	ption	This instruction evaluates a single colong as the condition is true, the nexinstructions is repeated the number ovalue, k8 + 1. The maximum number	t instruction of times spec	or the	next two y an 8-bit	paralleled immediate

The 8 LSBs of the repeat counter register (RPTC):

Are loaded with the immediate value at the address phase of the pipeline.

paralleled instructions is 28 -1 (255). See Table 1-3 for a list of conditions.

☐ Are decremented by 1 in the decode phase of the repeated instruction.

The 8 MSBs of RPTC:

- Are loaded with the cond code at the address phase of the pipeline.
- ☐ Are untouched during the instruction execution.

At each step of the iteration, the condition defined by the cond field is tested in the execute phase of the pipeline. When the condition becomes false, the instruction repetition stops.

- If the condition becomes false at any execution of the repeated instruction, the 8 LSBs of RPTC are corrected to indicate exactly how many iterations were not performed.
- □ Since the condition is evaluated in the execute phase of the repeated instruction, when the condition is tested false, some of the succeeding iterations of that repeated instruction may have gone through the address, access, and read phases of the pipeline. Therefore, they may have modified the pointer registers used in the DAGEN units to generate data memory operands addresses in the address phase.

When the instruction structure is exited, reading the computed single-repeat register (CSR) content enables you to determine how many instructions have gone through the address phase of the pipeline. You may then use the Repeat Single Instruction Unconditionally instruction [3] to rewind the pointer registers. Note that this must only be performed when a false condition has been met inside the instruction structure.

☐ The following table provides the 8 LSBs of RPTC and CSR once the instruction structure is exited.

If the condition is met	RPTC[7:0] content after exiting loop	CSR content after exiting loop
At 1 <sup>st</sup> iteration	RPTCinit + 1	4
At 2 <sup>nd</sup> iteration	RPTCinit	4
At 3 <sup>rd</sup> iteration	RPTC – 1	4
•••		
At RPTCinit – 2 iteration	4	3
At RPTCinit – 1 iteration	3	2
At RPTCinit iteration	2	1
At RPTCinit + 1 iteration	1	0
Never	0	0

RPTCinit is the number of requested iterations minus 1.

The repeat single mechanism triggered by this instruction is interruptible. Saving and restoring the RPTC content in ISRs enables you to preserve the instruction structure context.

When the instruction structure contains any form of a store-to-memory instruction, the store-to-memory instruction is only disabled one cycle after the condition is evaluated to be false. Therefore, the store-to-memory instruction is executed once more than other processing instructions updating CPU registers. This enables you to store the last values obtained in these registers when the condition was met.

Instead of programming a number of iterations (minus 1) equal to 0, it is recommended that you use the conditional execute() structure.

This instruction cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

See Also	See	See the following other related instructions:				
		RPT (Repeat Single Instruction Unconditionally)				
		RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)				
		RPTB (Repeat Block of Instructions Unconditionally)				
		RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)				

Syntax	Description
RPTCC #7, AC1 > #0	As long as the content of AC1 is greater than 0 and the repeat counter is not equal to 0, the next single instruction is repeated as defined by the unsigned 8-bit value (7) + 1. At the address phase of the pipeline, RPTC is automatically initialized to 4107h and then is immediately decreased to 4106h.

RPTCC #7, AC1 > #0	address:	004004
		004008
		004000
		00400B

Before				After			
AC1	00	2359	0340	AC1	00	1FC2	7B40
T0			0340	т0			0340
*AR1			2354	*AR1			2354
RPTC		4	4106*	RPTC			0000

<sup>\*</sup> At the address phase of the pipeline, RPTC is automatically initialized to 4107h and then is immediately decreased to 4106h.

# **RPTSUB**

# Repeat Single Instruction Unconditionally and Decrement CSR

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTSUB CSR,	k4				Yes	2	1	Х
Opcod	e					01	00 1	00E   kkk	k x011
Operar	nds	k4							
Descri	ption	This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. The repeat counter register (RPTC):							
			Is loaded v	with CSR o	ontent in th	e address ph	ase of	the pipeli	ne.
			Is decreme	ented by 1	in the deco	de phase of t	he rep	eated inst	truction.
			Contains 0	at the end	d of the rep	eat single me	chanis	m.	
		Must not be accessed when it is being decremented in the repeat single mechanism.							
		With the A-unit ALU, this instruction allows the content of CSR to be decremented by k4. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.							
		The repeat single mechanism triggered by this instruction is interruptible.							
		Two paralleled instructions can be repeated when following the parallelism general rules.							
		This instruction cannot be used as the last instruction in a repeat loop structure.							
			e section 1.s chanism.	5 for a list o	of instruction	ns that canno	t be us	ed in a re	peat single
Status	Bits	Affe	ected by	none					
		Affe	ects	none					
Repeat This instruction cannot be repe									

# **RPTSUB** Repeat Single Instruction Unconditionally and Decrement CSR

See Also	See the following other related instructions:
	☐ RPT (Repeat Single Instruction Unconditionally)
	☐ RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)
	☐ RPTB (Repeat Block of Instructions Unconditionally)
	☐ RPTCC (Repeat Single Instruction Conditionally)

# Example

Syntax	Description
RPTSUB CSR, #2	A single instruction is repeated as defined by the content of CSR + 1. The content
	of CSR is decremented by the unsigned 4-bit value (2).

5-412 Instruction Set Descriptions

#### SAT

#### Saturate Accumulator Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SAT[R] [ACx,] ACy	Yes	2	1	Χ

#### Opcode

0101 010E DDSS 110%

#### **Operands**

ACx, ACy

#### Description

This instruction performs a saturation of the source accumulator ACx to the 32-bit width frame in the D-unit ALU.

- ☐ A rounding is performed if the optional R keyword is applied to the instruction. The rounding operation depends on RDM:
  - When RDM = 0, the biased rounding to the infinite is performed. 8000h (2<sup>15</sup>) is added to the 40-bit source accumulator ACx.
  - When RDM = 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSBs of the 40-bit source accumulator ACx, 8000h (215) is added:

```
if(8000h < bit(15-0) < 10000h)
   add 8000h to the 40-bit source accumulator ACx
else if( bit(15-0) == 8000h)
   if(bit(16) == 1)
   add 8000h to the 40-bit source accumulator ACx
```

If a rounding has been performed, the 16 lowest bits of the result are cleared to 0.

- ☐ An overflow is detected at bit position 31.
- □ No addition carry report is stored in CARRY status bit.
- If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the destination register is saturated. Saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the rounding is performed without clearing the LSBs of accumulator ACx.

**Status Bits** Affected by C54CM, RDM

> ACOVy Affects

Repeat This instruction can be repeated.

# Example 1

Syntax	Description
SAT AC0, AC1	The 32-bit width content of AC0 is saturated and the saturated value,
	FF 8000 0000, is stored in AC1.

Before				After			
AC0	EF	0FF0	8023	AC0	EF	0FF0	8023
AC1	00	0000	0000	AC1	FF	8000	0000
ACOV1			0	ACOV1			1

Syntax	Description			
SATR AC0, AC1 The 32-bit width content of AC0 is saturated. The saturated value,				
	00 7FFF FFFFh, is rounded, 16 LSBs are cleared, and stored in AC1.			

Before				After			
AC0	00	7FFF	8000	AC0	00	7FFF	8000
AC1	00	0000	0000	AC1	00	7FFF	0000
RDM			0	RDM			0
ACOV1			0	ACOV1			1

# SFTCC

# Shift Accumulator Content Conditionally

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	SFTCC ACx, TC	C1		Yes	2	1	Х		
[2]	SFTCC ACx, TC	C2		Yes	2	1	Х		
Opcode	e	T	Cl	01	01 10	01E   DDx	x xx10		
		T	C2	01	01 10	01E DDx	x xx11		
Operar	nds	AC	x, TCx						
Descrip	otion		e source accumulator ACx(39–0) tus bit to 1.	is equal to 0,	this ins	truction se	ets the TCx		
		If th	ne source accumulator ACx(31-0)	has two sig	n bits:				
			this instruction shifts left the 32-b	it accumulat	or ACx	by 1 bit			
			the TCx status bit is cleared to 0						
			he source accumulator ACx(31- ruction sets the TCx status bit to	81-0) does not have two sign bits, this to 1.					
		The	e sign bits are extracted at bit pos	itions 31 and	I 30.				
Status	Bits	Affe	ected by none						
		Affe	ects TCx						
Repeat	:	Thi	s instruction can be repeated.						
See Als	so	See	e the following other related instru	ctions:					
			SFTL (Shift Accumulator Conten	t Logically)					
			SFTL (Shift Accumulator, Auxiliary,	or Temporar	y Regis	ter Conten	t Logically)		
			SFTS (Signed Shift of Accumula	tor Content)					
			SFTS (Signed Shift of Accumu Content)	lator, Auxilia	ry, or	Temporar	y Register		

# Example 1

Syntax	Description
SFTCC AC0, TC1	Because AC0(31) XORed with AC0(30) equals 1, the content of AC0 is not shifted
	left and TC1 is set to 1.

Before		After	
AC0	FF 8765 0055	AC0	FF 8765 0055
TC1	0	TC1	1

Syntax	Description
SFTCC AC0, TC2	Because AC0(31) XORed with AC0(30) equals 0, the content of AC0 is shifted left
	by 1 bit and TC2 is cleared to 0.

Before				After			
AC0	00	1234	0000	AC0	00	2468	0000
TC2			0	TC2			0

# SFTL

# Shift Accumulator Content Logically

# **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	SFTL ACx, Tx[, ACy]	Yes	2	1	Х
[2]	SFTL ACx, #SHIFTW[, ACy]	Yes	3	1	X

These instructions perform an unsigned shift by an immediate value, SHIFTW, or the content of a temporary register (Tx) in the D-unit shifter.

Status Bits

Affected by C54CM, M40

Affects CARRY

See Also

See the following other related instructions:

SFTCC (Shift Accumulator Content Conditionally)

SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically)

SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

# Shift Accumulator Content Logically

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTL ACx, Tx[, ACy]	Yes	2	1	Χ

#### Opcode

0101 110E DDSS ss00

#### **Operands**

ACx, ACy, Tx

### Description

This instruction shifts by the temporary register (Tx) content the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit. If the 16-bit value contained in Tx is out of the -32 to +31 range, the shift is saturated to -32 or +31 and the shift operation is performed with this value. However, no overflow is reported when such saturation occurs.

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ The shift operation is performed according to M40.
- The CARRY status bit contains the shifted-out bit. When the shift count is zero, Tx = 0, the CARRY status bit is cleared to 0.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the 6 LSBs of Tx define the shift quantity within -32 to +31. When the value is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

#### **Status Bits**

Affected by C54CM, M40

Affects CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SFTL AC0, T0, AC1	The content of AC0 is logically shifted right by the content of T0 and the result is stored in AC1. There is a right shift because the content of T0 is negative (–6). Because M40 = 0, the guard bits (39–32) are cleared.

Before				After			
AC0	5F	в000	1234	AC0	5F	в000	1234
AC1	00	C680	ACF0	AC1	00	02C0	0048
T0			FFFA	T0			FFFA
M40			0	M40			0

# Shift Accumulator Content Logically

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[2]	SFTL ACx, #SI	HIFT\	W[, ACy]			Yes	3	1	Х		
Opcod	e				0001	000E DDS	SS 01	11 xxS	H IFTW		
Operar	nds	AC	x, ACy, SHI	FTW							
Descri	otion		This instruction shifts by a 6-bit value, SHIFTW, the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit.								
			☐ The operation is performed on 40 bits in the D-unit shifter.								
			The shift o	peration is perf	ormed a	according to I	M40.				
				RY status bit con TTW = 0, the CA					ift count is		
		Co	mpatibility	with C54x dev	rices (C	54CM = 1)					
		Wł	nen this insti	ruction is execu	ted with	M40 = 0, co	mpatik	oility is en	sured.		
Status	Bits	Aff	ected by	M40							
		Aff	ects	CARRY							
Repeat	:	Th	is instructior	n can be repeat	ed.						

Syntax	Description
SFTL AC1, #31, AC0	The content of AC1 is logically shifted left by 31 bits and the result is stored in AC0.

# SFTL

Shift Accumulator, Auxiliary, or Temporary Register Content Logically

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pineline
[1]	SFTL dst, #1	Yes	2		Х
[2]	SFTL dst, #–1	Yes	2	1	X

Description	These instructions perform an unsigned shift by 1 bit:						
	☐ In the D-unit shifter, if the destination operand is an accumulator (ACx).						
	☐ In the A-unit ALU, if the destination operand is an auxiliary or temporary register (TAx).						
Status Bits	Affected by C54CM, M40						
	Affects CARRY						
See Also	See the following other related instructions:						
	☐ SFTCC (Shift Accumulator Content Conditionally)						
	☐ SFTL (Shift Accumulator Content Logically)						
	☐ SFTS (Signed Shift of Accumulator Content)						
	☐ SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)						

# Shift Accumulator, Auxiliary, or Temporary Register Content Logically

# **Syntax Characteristics**

No.	Syntax								Parallel nable Bit	Size	Cycles	Pipeline
[1]	SFTL dst, #1								Yes	2	1	Х
Opcod	le								010	01 00	OE FDI	DD x000
Opera	nds	dst	•									
Descri	ption					fts left fted-ou	-	ne inpi	ut operand	d (dst).	The CAF	RRY status
			Wł	nen the	e desti	ination	operand	(dst)	is an accu	ımulato	or:	
				The	operat	tion is p	performed	d on 4	0 bits in tl	ne D-u	nit shifter	
				0 is i	nserte	ed at bi	t position	0.				
				The	shifted	d-out bi	it is extrac	cted a	t a bit pos	ition a	ccording	to M40.
			Wh	nen the	e desti	ination	operand	(dst)	is an auxil	iary or	tempora	ry register:
				The	operat	tion is p	performed	d on 1	6 bits in tl	ne A-u	nit ALU.	
				0 is i	nserte	ed at bi	t position	0.				
						d-out b atus bit		acted	at bit pos	ition 1	5 and sto	ored in the
		Co	mpa	atibilit	ty with	h C54x	devices	(C54	CM = 1)			
		Wh	nen 1	this ins	structio	on is e	xecuted v	with M	40 = 0, co	mpatik	oility is er	sured.
<b>2</b> 4 4	<b>D</b> ''	۸				40						

**Status Bits** Affected by M40

> Affects **CARRY**

Repeat This instruction can be repeated.

Syntax	Description
SFTL AC1, #1	The content of AC1 is logically shifted left by 1 bit and the result is stored in AC1. Because M40 = 0, the CARRY status bit is extracted at bit 31 and the guard bits
	(39–32) are cleared.

Before		After	
AC1	8F E340 5678	AC1	00 C680 ACF0
CARRY	0	CARRY	1
M40	0	M40	0

# Shift Accumulator, Auxiliary, or Temporary Register Content Logically

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SFTL dst, #–1	Yes	2	1	X

### Opcode

0101 000E FDDD x001

# Operands

dst

#### Description

This instruction shifts right by 1 bit the input operand (dst). The CARRY status bit contains the shifted-out bit.

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit shifter.
  - 0 is inserted at a bit position according to M40.
  - The shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - 0 is inserted at bit position 15.
  - The shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits

Affected by M40

Affects CARRY

Repeat

This instruction can be repeated.

Syntax	Description
SFTL AC0, #-1	The content of AC0 is logically shifted right by 1 bit and the result is stored in AC0.

# SFTS

# Signed Shift of Accumulator Content

# **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	SFTS ACx, Tx[, ACy]	Yes	2	1	Χ
[2]	SFTSC ACx, Tx[, ACy]	Yes	2	1	X
[3]	SFTS ACx, #SHIFTW[, ACy]	Yes	3	1	X
[4]	SFTSC ACx, #SHIFTW[, ACy]	Yes	3	1	X

**Description** These instructions perform a signed shift by an immediate value, SHIFTW, or by the content of a temporary register (Tx) in the D-unit shifter. **Status Bits** Affected by C54CM, M40, SATA, SATD, SXMD Affects ACOVx, ACOVy, CARRY See Also See the following other related instructions: ☐ SFTCC (Shift Accumulator Content Conditionally) ☐ SFTL (Shift Accumulator Content Logically) ☐ SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically) SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

# Signed Shift of Accumulator Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTS ACx, Tx[, ACy]	Yes	2	1	Х

#### **Opcode**

0101 110E DDSS ss01

#### **Operands**

ACx, ACy, Tx

#### Description

This instruction shifts by the temporary register (Tx) content the accumulator (ACx) content. If the 16-bit value contained in Tx is out of the -32 to +31 range, the shift is saturated to -32 or +31 and the shift operation is performed with this value; a destination accumulator overflow is reported when such saturation occurs.

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- When M40 = 0, the input to the shifter is modified according to SXMD and then the modified input is shifted by the Tx content:
  - if SXMD = 0, 0 is substituted for the guard bits (39-32) as the input, instead of ACx(39-32), to the shifter
  - if SXMD = 1, bit 31 of the source operand is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
- ☐ The sign position of the source operand is compared to the shift quantity. This comparison depends on M40:
  - if M40 = 0, comparison is performed versus bit 31
  - if M40 = 1, comparison is performed versus bit 39
- 0 is inserted at bit position 0.
- ☐ The shifted-out bit is extracted according to M40.
- $\square$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)

- $\square$  After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

- ☐ These instructions are executed as if M40 status bit was locally set to 1.
- ☐ There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.
- ☐ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the value is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to −1.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
SFTS AC1, T0, AC0	The content of AC1 is shifted by the content of T0 and the result is stored in AC0.

# Signed Shift of Accumulator Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SFTSC ACx, Tx[, ACy]	Yes	2	1	Х

# Opcode

0101 110E DDSS ss10

# **Operands**

ACx, ACy, Tx

# **Description**

This instruction shifts by the temporary register (Tx) content the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit. If the 16-bit value contained in Tx is out of the -32 to +31 range, the shift is saturated to -32 or +31 and the shift operation is performed with this value; a destination accumulator overflow is reported when such saturation occurs.

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- - if SXMD = 0, 0 is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
  - if SXMD = 1, bit 31 of the source operand is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
- ☐ The sign position of the source operand is compared to the shift quantity. This comparison depends on M40:
  - if M40 = 0, comparison is performed versus bit 31
  - if M40 = 1, comparison is performed versus bit 39
- 0 is inserted at bit position 0.
- The shifted-out bit is extracted according to M40 and stored in the CARRY status bit. When the shift count is zero, Tx = 0, the CARRY status bit is cleared to 0.
- $\square$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)

- $\square$  After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

- ☐ These instructions are executed as if M40 status bit was locally set to 1.
- ☐ There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.
- ☐ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the value is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to −1.

**Status Bits** 

Affected by C54CM, M40, SATD, SXMD

Affects ACOVy, CARRY

Repeat

This instruction can be repeated.

Syntax	Description
	The content of AC2 is shifted left by the content of T1 and the saturated result is stored in AC2. The shifted out bit is stored in the CARRY status bit. Since SATD = 1 and M40 = 0, AC2 = FF 8000 0000 (saturation).

Before				After			
AC2	80	AA00	1234	AC2	FF	8000	0000
T1			0005	T1			0005
CARRY			0	CARRY			1
M40			0	M40			0
ACOV2			0	ACOV2			1
SXMD			1	SXMD			1
SATD			1	SATD			1

# Signed Shift of Accumulator Content

#### **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[3]	SFTS ACx, #S	SHIFT	W[, ACy			Yes	3	1	Χ	
Opcod	le				0001	000E DD	SS 0	101 xxS	SH IFTW	
Opera	nds	AC	x, ACy,	SHIFTW						
Descri	ption		This instruction shifts by a 6-bit value, SHIFTW, the accumulator (ACx) content.							
			The o	peration is perfo	rmed on 40	) bits in the [	D-unit s	shifter.		
				When M40 = 0, the input to the shifter is modified according to SXMD and then the modified input is shifted by the 6-bit value, SHIFTW:						
				SXMD = 0, 0 is s stead of ACx(39		-	d bits (	39–32) as	s the input,	
				SXMD = 1, bit uard bits (39–32)		•				
				gn position of the omparison depe			npared	I to the sh	ift quantity.	
			<b>■</b> if	M40 = 0, compa	rison is per	formed vers	us bit (	31		
			<b>■</b> if	M40 = 1, compa	rison is per	formed vers	us bit 3	39		
			0 is in	serted at bit pos	ition 0.					
			The sl	nifted-out bit is e	xtracted ac	cording to M	140.			
			Afters	shifting, unless o	therwise no	oted, when N	Л40 = (	O:		
			■ 0\	erflow is detected	ed at bit po	sition 31 (if a	ın over	flow is de	tected, the	

 $\Box$  After shifting, unless otherwise noted, when M40 = 1:

overflow) or FF 8000 0000h (negative overflow)

destination ACOVy bit is set)

 overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)

■ if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFh (positive

■ if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation

performed by the D-unit shifter.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects ACOVy

Repeat This instruction can be repeated.

# Example 1

Syntax	Description
SFTS AC1, #31, AC0	The content of AC1 is shifted left by 31 bits and the result is stored in AC0.

Syntax	Description
SFTS AC1, #-32	The content of AC1 is shifted right by 32 bits and the result is stored in AC1.

# Signed Shift of Accumulator Content

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[4]	SFTSC ACx, #S	SHIF	ΓW[, ACy]		Yes	3	1	Х
Opcode	e			0001	000E   DD	SS 0:	110   xxS	SH IFTW
Operan	nds	AC	x, ACy, SHIFTW					
Descrip	otion	This instruction shifts by a 6-bit value, SHIFTW, the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit.						
			The operation is perfo	ne operation is performed on 40 bits in the D-unit shifter.				
				nen M40 = 0, the input to the shifter is modified according to SXMD and en the modified input is shifted by the 6-bit value, SHIFTW:				
			■ if SXMD = 0, 0 is instead of ACx(39)		-	d bits (	39–32) as	s the input,
			■ if SXMD = 1, bit guard bits (39–32		-			
			The sign position of the This comparison dependent	•		npared	to the sh	ift quantity.
			$\blacksquare  \text{if M40} = 0, \text{ compa}$	arison is per	formed vers	us bit 3	31	
			■ if M40 = 1, compa	arison is per	formed vers	us bit 3	39	
			0 is inserted at bit pos	sition 0.				
			The shifted-out bit is extracted according to M40 and stored in the CARRY tatus bit. When the shift count is zero, SHIFTW = $0$ , the CARRY status it is cleared to $0$ .					

- $\square$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFh (positive overflow) or FF 8000 0000h (negative overflow)

- $\square$  After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> ACOVy, CARRY Affects

Repeat This instruction can be repeated.

Syntax	Description
SFTSC AC0, #-5, AC1	The content of AC0 is shifted right by 5 bits and the result is stored in AC1. The
	shifted out bit is stored in the CARRY status bit.

Before				After			
AC0	FF	8765	0055	AC0	FF	8765	0055
AC1	00	4321	1234	AC1	FF	FC3B	2802
CARRY			0	CARRY			1
SXMD			1	SXMD			1

# **SFTS**

Signed Shift of Accumulator, Auxiliary, or Temporary Register Content

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTS dst, #-1	Yes	2	1	Х
[2]	SFTS dst, #1	Yes	2	1	X

Description These instructions perform a shift of 1 bit: In the D-unit shifter, if the destination operand is an accumulator (ACx). ☐ In the A-unit ALU, if the destination operand is an auxiliary or temporary register (TAx). **Status Bits** Affected by C54CM, M40, SATA, SATD, SXMD Affects ACOVx, ACOVy, CARRY See Also See the following other related instructions: ☐ SFTCC (Shift Accumulator Content Conditionally) ☐ SFTL (Shift Accumulator Content Logically) ☐ SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically) ☐ SFTS (Signed Shift of Accumulator Content)

# Signed Shift of Accumulator, Auxiliary, or Temporary Register Content

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTS dst, #-1					Yes	2	1	Х
Opcod	e					01	00 0	10E   01>	c0 FDDD
Operar	nds	dst							
Descri	ption	This instruction shifts right by 1 bit the content of the destination register (dst).							
		If th	ne destina	tion operar	nd (dst) is ar	n accumulator	:		
			The oper	ration is pe	rformed on 4	10 bits in the [	D-unit s	shifter.	
				•	•	hifter is modifi d right by 1 bit		ording to	SXMD and
				•	is substitute 39–32), to th	d for the guar ne shifter	d bits (	(39–32) as	s the input,
						e source oper put, instead o			
			Bit 39 is	extended a	according to	SXMD			
			The shift	ed-out bit is	s extracted a	at bit position	0.		
			After shif	ting, unles	s otherwise	noted, when N	Л40 = (	0:	
			■ over	flow is dete	cted at bit p	osition 31			
			accu	mulator s	aturation va	overflow is alues are 00 (negative ov	7FF	F FFFFh	
			After shif	ting, unles	s otherwise	noted, when N	Л40 = <sup>-</sup>	1:	

overflow is detected at bit position 39

overflow) or 80 0000 0000h (negative overflow)

■ if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive If the destination operand (dst) is an auxiliary or temporary register:

- ☐ The operation is performed on 16 bits in the A-unit ALU.
- ☐ Bit 15 is sign extended.
- ☐ After shifting, unless otherwise noted:
  - overflow is detected at bit position 15
  - if SATA = 1, when an overflow is detected, the destination register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.

**Status Bits** 

Affected by

C54CM, M40, SATA, SATD, SXMD

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
SFTS AC0, #-1	The content of AC0 is shifted right by 1 bit and the result is stored in AC0.

# Signed Shift of Accumulator, Auxiliary, or Temporary Register Content

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[2]	SFTS dst, #1			Yes	2	1	Х		
Opcod	e			01	00 0	10E   01x	1 FDDD		
Operands		dst		'		'			
Descri	ption	Thi	is instruction shifts left by 1 bit t	he content of th	e desti	nation req	gister (dst).		
		If the destination operand (dst) is an accumulator:							
			☐ The operation is performed on 40 bits in the D-unit shifter.						
			When M40 = 0, the input to the then the modified input is shift		ied acc	ording to	SXMD and		
			■ if SXMD = 0, 0 is substitu instead of ACx(39–32), to	_	d bits (	39–32) as	s the input,		
			■ if SXMD = 1, bit 31 of t guard bits (39–32) as the	•					
			The sign position of the source This comparison depends on	npared	I to the sh	ift quantity.			
			$\blacksquare$ if M40 = 0, comparison is	performed vers	us bit :	31			
			■ if M40 = 1, comparison is	performed vers	us bit :	39			
			0 is inserted at bit position 0.						
			The shifted-out bit is extracted	d according to N	140.				
			After shifting, unless otherwis	e noted, when N	<b>Л</b> 40 = (	<b>D</b> :			
			<ul> <li>overflow is detected at bit destination ACOVx bit is s</li> </ul>		an over	flow is de	tected, the		
			if SATD = 1, when a accumulator saturation overflow) or FF 8000 0000	values are 00	7FF	F FFFF			
			After shifting, unless otherwis	e noted, when N	M40 =	1:			

- overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)
- if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

If the destination operand (dst) is an auxiliary or temporary register:

- ☐ The operation is performed on 16 bits in the A-unit ALU.
- 0 is inserted at bit position 0.
- ☐ After shifting, unless otherwise noted:
  - overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)
  - if SATA = 1, when an overflow is detected, the destination register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.

**Status Bits** 

Affected by

C54CM, M40, SATA, SATD, SXMD

Affects

**ACOV**x

Repeat

This instruction can be repeated.

Syntax	Description
SFTS T2, #1	The content of T2 is shifted left by 1 bit and the result is stored in T2.

Before		After	
T2	EF27	Т2	DE4E
SATA	1	SATA	1

# SQA

# Square and Accumulate

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQA[R] [ACx,] ACy	Yes	2	1	Х
[2]	SQAM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	X

Description	This instruction performs a multiplication and an accumulation in the D-uni MAC. The input operands of the multiplier are:
	<ul><li>ACx(32–16)</li><li>the content of a memory (Smem) location, sign extended to 17 bits</li></ul>
Status Bits	Affected by FRCT, M40, RDM, SATD, SMUL
	Affects ACOVx, ACOVy
See Also	See the following other related instructions:
	☐ MAC (Multiply and Accumulate)
	☐ SQDST (Square Distance)
	☐ SQR (Square)
	☐ SQS (Square and Subtract)

# Square and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQA[R] [ACx,] ACy	Yes	2	1	Х

#### Opcode

0101 010E DDSS 001%

#### **Operands**

ACx, ACy

#### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16):

$$ACy = ACy + (ACx * ACx)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### Status Bits

Affected by

FRCT, M40, RDM, SATD, SMUL

Affects

ACOVy

#### Repeat

This instruction can be repeated.

Syntax	Description
SQA AC1, AC0	The content of AC1 squared is added to the content of AC0 and the result is stored in AC0.

# Square and Accumulate

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[2]	SQAM[R] [T3 =	]Sm	em, [ACx,] A	Су		No	3	1	Х		
Opcod	le				1101	0010 AAA	AA AA	AI U%D	DD 10SS		
Opera	nds	AC	ACx, ACy, Smem								
Descri	ption	MΑ	C. The inpu	n performs a n toperands of the extended to 17	ne multipl						
		ACy = ACx + (Smem * Smem)									
		☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.									
		Multiplication overflow detection depends on SMUL.									
		☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.									
		Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.									
		☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.									
			When an according	addition overf to SATD.	low is de	etected, the	accum	nulator is	saturated		
				n provides the orary register	-	store the 16	-bit da	ta memoi	ry operand		
		Со	mpatibility	with C54x de	vices (C	54CM = 1)					
		Wh	nen this inst	ruction is exec	uted with	M40 = 0, co	mpatik	oility is en	sured.		
Status	Bits	Aff	ected by	FRCT, M40,	RDM, SA	ATD, SMUL					
		Aff	ects	ACOVy							
Repea	t	Thi	is instruction	n can be repea	ited.						
Fyamr	مام										

Syntax	Description
SQAM *AR3, AC1, AC0	The content addressed by AR3 squared is added to the content of AC1 and the
	result is stored in ACO.

# **SQDST**

# Square Distance

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQDST Xmem, Ymem, ACx, ACy	No	4	1	Х

Opcode

1000 0110 XXXM MMYY YMMM DDDD 1110 xxn%

**Operands** 

ACx, ACy, Xmem, Ymem

Description

This instruction performs two parallel operations: multiply and accumulate (MAC), and subtract:

$$ACy = ACy + (ACx * ACx)$$
  
::  $ACx = (Xmem << #16) - (Ymem << #16)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16).

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- When an addition overflow is detected, the accumulator is saturated according to SATD.

The second operation subtracts the content of data memory operand Ymem, shifted left 16 bits, from the content of data memory operand Xmem, shifted left 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, during the subtraction an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, FRCT, M40, SATD, SMUL, SXMD

Affects ACOVx, ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ ABDST (Absolute Distance)

☐ SQA (Square and Accumulate)

☐ SQR (Square)

☐ SQS (Square and Subtract)

Syntax	Description
SQDST *AR0, *AR1, AC0, AC1	The content of AC0 squared is added to the content of AC1 and the result is stored in AC1. The content addressed by AR1 shifted left by 16 bits is subtracted from the content addressed by AR0 shifted left by 16 bits and the result is stored in AC0.

Before		After
AC0	FF ABCD 0000	ACO FF FFAB 0000
AC1	00 0000 0000	AC1 00 1BB1 8229
*ARO	0055	*AR0 0055
*AR1	AA00	*AR1 00AA
ACOV0	0	ACOV0 0
ACOV1	0	ACOV1 0
CARRY	0	CARRY 0
FRCT	0	FRCT 0

SQR

Square

	2 4	Parallel	0:	0 1	D'
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	SQR[R] [ACx,] ACy	Yes	2	1	Χ
[2]	SQRM[R] [T3 = ]Smem, ACx	No	3	1	Χ

Description		n performs a multiplication in the D-unit MAC. The inpu
	☐ ACx(32–16	s) t of a memory (Smem) location, sign extended to 17 bits
Status Bits	Affected by	FRCT, M40, RDM, SATD, SMUL
	Affects	ACOVx, ACOVy
See Also	See the following	ng other related instructions:
	☐ MPY (Multi	ply)
	☐ SQA (Squa	are and Accumulate)
	☐ SQDST (Se	quare Distance)
	☐ SQS (Squa	are and Subtract)

# Square

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQR[R] [ACx,] A	ΑСу				Yes	2	1	Χ
Opcode						010	01 01	0E DDS	S 100%
Operands			x, ACy						
Descri	ption			on performs le multiplier a	•		D-un	it MAC.	The input
		AC	y = ACx *	ACx					
			If FRCT =	1, the outpu	t of the mul	tiplier is shif	ted left	by 1 bit.	
		☐ Multiplication overflow detection depends on SMUL.							
		☐ The 32-bit result of the multiplication is sign extended to 40 bits.							
		Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.						keyword is	
			Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.					ected, the	
			When an overflow is detected, the accumulator is saturated according to SATD.					cording to	
		Со	mpatibility	with C54x	devices (C	54CM = 1)			
		Wh	nen this inst	ruction is ex	ecuted with	M40 = 0, co	mpatik	oility is en	sured.
Status	Bits	Aff	ected by	FRCT, M4	0, RDM, SA	ATD, SMUL			
		Aff	ects	ACOVy					
Repeat	i.	Thi	is instruction	n can be rep	eated.				
Examp				·					
Syntax		De	escription						
	C1, AC0	-		AC1 is square	ed and the re	esult is stored	in AC0		

# Square

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SQRM[R] [T3 = ]Smem, ACx	No	3	1	X

#### Opcode

1101 0011 AAAA AAAI U%DD 10xx

#### **Operands**

ACx, Smem

#### **Description**

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits:

ACx = Smem \* Smem

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by

FRCT, M40, RDM, SATD, SMUL

Affects

**ACOV**x

# Repeat

This instruction can be repeated.

Syntax	Description
SQRM *AR3, AC0	The content addressed by AR3 is squared and the result is stored in AC0.

# SQS

# Square and Subtract

Na	Company	Parallel	C:	Cualaa	Dinalina
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	SQS[R] [ACx,] ACy	Yes	2	1	Х
[2]	SQSM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	Χ

Description	This instruction performs a multiplication and a subtraction in the D-unit MAC The input operands of the multiplier are:
	<ul><li>☐ ACx(32–16)</li><li>☐ the content of a memory (Smem) location, sign extended to 17 bits</li></ul>
Status Bits	Affected by FRCT, M40, RDM, SATD, SMUL
	Affects ACOVx, ACOVy
See Also	See the following other related instructions:
	☐ MAS (Multiply and Subtract)
	☐ SQA (Square and Accumulate)
	☐ SQDST (Square Distance)
	☐ SQR (Square)

# Square and Subtract

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQS[R] [ACx,] ACy	Yes	2	1	Х
Opcod	e	010	1 01	.0E DDS	SS 010%

# Operands

ACx, ACy

# Description

This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are ACx(32–16):

$$ACy = ACy - (ACx * ACx)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

# Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

#### **Repeat** This instruction can be repeated.

Syntax	Description
SQS AC0, AC1	The content of AC0 squared is subtracted from the content of AC1 and the result
	is stored in AC1.

# Square and Subtract

				Parallel	<u> </u>				
	yntax			Enable Bit	Size	Cycles	Pipeline		
[2] <b>S</b> (	<b>QSM</b> [R] [T3 = ]Sr	mem, [ACx,] AC	у	No	3	1	Х		
Opcode			1101	0010 AA	AA AA	AI U%D	D 11SS		
Operands	A	Cx, ACy, Sme	m						
Description	Т	This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits:							
	A	ACy = ACx - (Smem * Smem)							
		If FRCT = 1	, the output of the mul	tiplier is shift	ed left	by 1 bit.			
		☐ Multiplication overflow detection depends on SMUL.							
		☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.							
		□ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.							
			etection depends on accumulator overflow				ected, the		
		When an ov SATD.	rerflow is detected, the	accumulato	r is sat	urated ac	ccording to		
			provides the option to rary register T3.	store the 16	-bit dat	a memor	y operand		
	C	Compatibility v	vith C54x devices (C	54CM = 1)					
	V	Vhen this instru	ction is executed with	M40 = 0, co	mpatib	ility is en	sured.		
Status Bit	s A	Affected by	FRCT, M40, RDM, SA	ATD, SMUL					
	А	Affects	ACOVy						
Repeat			can be repeated.						
Example			·						

Syntax	Description
SQSM *AR3, AC1, AC0	The content addressed by AR3 squared is subtracted from the content of AC1
	and the result is stored in AC0.

#### SUB

#### **Dual 16-Bit Subtractions**

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	SUB dual(Lmem), [ACy,] ACy	No	3	1	Х
[2]	SUB ACx, dual(Lmem), ACy	No	3	1	X
[3]	SUB dual(Lmem), Tx, ACx	No	3	1	X
[4]	SUB Tx, dual(Lmem), ACx	No	3	1	X

**Description** These instructions perform two paralleled subtraction operations in one cycle.

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, ACOVy, CARRY

**See Also** See the following other related instructions:

- ☐ ADDSUB (Dual 16-Bit Addition and Subtraction)
- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- □ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
- ☐ SUB (Subtraction)
- ☐ SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)
- ☐ SUBC (Subtract Conditionally)

#### **Dual 16-Bit Subtractions**

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB dual(Lmem), [ACy,] ACy	No	3	1	Х

#### **Opcode**

1110 1110 AAAA AAAI SSDD 001x

### **Operands**

ACx, ACy, Lmem

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACy) = HI(ACx) - HI(Lmem)$$
  
::  $LO(ACy) = LO(ACx) - LO(Lmem)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit data path).

- The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVy) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB dual(*AR3), AC1, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content addressed by AR3 (sign extended to 24 bits) is subtracted from the content of AC1(39–16) and the result is stored in AC0(39–16). The content addressed by AR3 + 1 is subtracted from the content of AC1(15–0) and the result is stored in AC0(15–0).

#### **Dual 16-Bit Subtractions**

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SUB ACx, dual(Lmem), ACy	No	3	1	Х

#### Opcode

### **Operands**

ACx, ACy, Lmem

# Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACy) = HI(Lmem) - HI(ACx)$$
  
::  $LO(ACy) = LO(Lmem) - LO(ACx)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVy) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB AC1, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of AC1(39–16) is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The content of AC1(15–0) is subtracted from the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

#### **Dual 16-Bit Subtractions**

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	SUB dual(Lmem), Tx, ACx	No	3	1	Х

# Opcode

#### **Operands**

ACx, Lmem, Tx

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACx) = Tx - HI(Lmem)$$
  
::  $LO(ACx) = Tx - LO(Lmem)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB dual(*AR3), T0, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content addressed by AR3 is subtracted from the content of T0 and the result is stored in AC0(39–16). The content addressed by AR3 + 1 is subtracted from the duplicated content of T0 and the result is stored in AC0(15–0).

#### **Dual 16-Bit Subtractions**

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	SUB Tx, dual(Lmem), ACx	No	3	1	Х

# Opcode

| 1110 | 1110 | AAAA | AAAI | ssDD | 101x

#### **Operands**

ACx, Tx, Lmem

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACx) = HI(Lmem) - Tx$$
  
::  $LO(ACx) = LO(Lmem) - Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB T0, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is subtracted from the content addressed by AR3 + 1 and the result is stored in AC0(15–0).



# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB [src,] dst	Yes	2	1	X
[2]	SUB k4, dst	Yes	2	1	Х
[3]	SUB K16, [src,] dst	No	4	1	Х
[4]	SUB Smem, [src.] dst	No	3	1	Х
[5]	SUB src, Smem, dst	No	3	1	Х
[6]	SUB ACx << Tx, ACy	Yes	2	1	Х
[7]	SUB ACx << #SHIFTW, ACy	Yes	3	1	Х
[8]	SUB K16 << #16, [ACx,] ACy	No	4	1	Х
[9]	SUB K16 << #SHFT, [ACx,] ACy	No	4	1	Х
[10]	SUB Smem << Tx, [ACx,] ACy	No	3	1	Х
[11]	SUB Smem << #16, [ACx,], ACy	No	3	1	Х
[12]	SUB ACx, Smem << #16, ACy	No	3	1	X
[13]	SUB [uns(]Smem[)], BORROW, [ACx,] ACy	No	3	1	Х
[14]	SUB [uns(]Smem[)], [ACx,] ACy	No	3	1	Х
[15]	SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	No	4	1	X
[16]	SUB dbl(Lmem), [ACx,] ACy	No	3	1	X
[17]	SUB ACx, dbl(Lmem), ACy	No	3	1	X
[18]	SUB Xmem, Ymem, ACx	No	3	1	X

**Description** These instructions perform a subtraction operation.

Affected by **Status Bits** CARRY, C54CM, M40, SATA, SATD, SXMD

> ACOVx, ACOVy, CARRY Affects

See Also	See	e the following other related instructions:
		ADD (Addition)
		ADDSUB (Dual 16-Bit Addition and Subtraction)
		ADDSUBCC (Addition or Subtraction Conditionally)
		ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
		ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
		SUB (Dual 16-Bit Subtractions)
		SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)
		SUBADD (Dual 16-Bit Subtraction and Addition)
		SUBC (Subtract Conditionally)

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB [src,] dst	Yes	2	1	Х

### Opcode

0010 011E FSSS FDDD

### **Operands**

dst, src

#### Description

This instruction performs a subtraction operation between two registers:

dst = dst - src

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are sign extended to 40 bits according to SXMD.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**SUB** Subtraction

Status Bits Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB AC1, AC0	The content of AC1 is subtracted from the content of AC0 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SUB k4, dst	Yes	2	1	Х

# Opcode

0100 011E kkkk FDDD

# **Operands**

dst, k4

#### Description

This instruction subtracts a 4-bit unsigned constant, k4, from a register:

dst = dst - k4

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

# Status Bits

Affected by

M40, SATA, SATD

# Affects

ACOVx, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB #15, AC0	An unsigned 4-bit value (15) is subtracted from the content of AC0 and the result
	is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	SUB K16, [src,] dst	No	4	1	X

#### Opcode

0111 1100 KKKK KKKK KKKK KKKK FDDD FSSS

#### **Operands**

dst, K16, src

#### Description

This instruction subtracts a 16-bit signed constant, K16, from a register:

dst = src - K16

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the
     16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> ACOVx, CARRY Affects

Repeat This instruction can be repeated.

Syntax	Description
	A signed 16-bit value (FFFFh) is subtracted from the content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	SUB Smem, [src,] dst	No	3	1	Х

#### Opcode

1101 0111 AAAA AAAI FDDD FSSS

### **Operands**

dst, Smem, src

#### Description

This instruction subtracts the content of a memory (Smem) location from a register:

dst = src - Smem

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
    - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> ACOVx, CARRY Affects

Repeat This instruction can be repeated.

Description
The content addressed by AR3 is subtracted from the content of AC1 and the result is stored in AC0.
1

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	SUB src, Smem, dst	No	3	1	Х

### Opcode

1101 1000 AAAA AAAI FDDD FSSS

### **Operands**

dst, Smem, src

#### Description

This instruction subtracts a register content from the content of a memory (Smem) location:

dst = Smem - src

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> ACOVx, CARRY Affects

Repeat This instruction can be repeated.

Syntax	Description
SUB AC1, *AR3, AC0	The content of AC1 is subtracted from the content addressed by AR3 and the result is stored in AC0.

# **Syntax Characteristics**

SUB ACx << Tx,	, AC			Enable Bit	Size	Cycles	Pipeline
		у		Yes	2	1	X
				01	01 10	D1E DDS	SS ss01
ls	AC	х, АСу, Тх		·		·	
tion			subtracts an accumu ccumulator content A		ACx s	hifted by t	he content
	ACΣ	r = ACy -	(ACx << Tx)				
		The operat	ion is performed on 4	0 bits in the I	D-unit s	shifter.	
		Input opera	ınds are sign extende	d to 40 bits a	accordii	ng to SXN	ИD.
		The shift or	peration is equivalent	to the signed	d shift i	nstruction	
		subtraction	borrow bit is reported	I in the CARF	RY stat		
		When an o	verflow is detected, th	e accumulat	or is sa	turated a	ccording to
	Со	mpatibility	with C54x devices (0	C54CM = 1)			
			uction is executed with	M40 = 0, cor	npatibil	ity is ensu	ıred. When
			•	•		•	
		Tx define a	shift quantity within –3	2 to +31. Wh	en the \	/alue is be	tween –32
Bits	Aff	ected by	C54CM, M40, SATD	, SXMD			
	Aff	ects	ACOVy, CARRY				
	iits	Co Wh C5-	☐ Input opera ☐ The shift op ☐ Overflow of ☐ subtraction ☐ is the logica ☐ When an of ☐ SATD.  Compatibility  When this instruct C54CM = 1: ☐ An intermed ☐ no overflow ☐ operation. ☐ The 6 LSBs ☐ Tx define a ☐ to −17, a m ☐ to −1.	<ul> <li>☐ Input operands are sign extended</li> <li>☐ The shift operation is equivalent</li> <li>☐ Overflow detection and CARE subtraction borrow bit is reported is the logical complement of the</li> <li>☐ When an overflow is detected, the SATD.</li> <li>Compatibility with C54x devices (When this instruction is executed with C54CM = 1:</li> <li>☐ An intermediary shift operation is no overflow detection, report, a operation.</li> <li>☐ The 6 LSBs of Tx are used to defect Tx define a shift quantity within -3 to -17, a modulo 16 operation trate -1.</li> <li>Affected by C54CM, M40, SATD</li> </ul>	<ul> <li>☐ Input operands are sign extended to 40 bits at the shift operation is equivalent to the signed.</li> <li>☐ Overflow detection and CARRY status be subtraction borrow bit is reported in the CARR is the logical complement of the CARRY status.</li> <li>☐ When an overflow is detected, the accumulate SATD.</li> <li>Compatibility with C54x devices (C54CM = 1)</li> <li>When this instruction is executed with M40 = 0, core C54CM = 1:</li> <li>☐ An intermediary shift operation is performed as no overflow detection, report, and saturation operation.</li> <li>☐ The 6 LSBs of Tx are used to determine the set Tx define a shift quantity within -32 to +31. When to -17, a modulo 16 operation transforms the to -1.</li> <li>Sits Affected by C54CM, M40, SATD, SXMD</li> </ul>	<ul> <li>☐ Input operands are sign extended to 40 bits according.</li> <li>☐ The shift operation is equivalent to the signed shift in a coverflow detection and CARRY status bit dependent of the CARRY status bit is the logical complement of the CARRY status bit.</li> <li>☐ When an overflow is detected, the accumulator is sate SATD.</li> <li>Compatibility with C54x devices (C54CM = 1)</li> <li>When this instruction is executed with M40 = 0, compatibil C54CM = 1:</li> <li>☐ An intermediary shift operation is performed as if M40 no overflow detection, report, and saturation is do operation.</li> <li>☐ The 6 LSBs of Tx are used to determine the shift quantity define a shift quantity within -32 to +31. When the viorent content is a content of the shift quantity of the shift quanti</li></ul>	<ul> <li>☐ Input operands are sign extended to 40 bits according to SXM</li> <li>☐ The shift operation is equivalent to the signed shift instruction</li> <li>☐ Overflow detection and CARRY status bit depends on subtraction borrow bit is reported in the CARRY status bit; the is the logical complement of the CARRY status bit.</li> <li>☐ When an overflow is detected, the accumulator is saturated at SATD.</li> <li>Compatibility with C54x devices (C54CM = 1)</li> <li>When this instruction is executed with M40 = 0, compatibility is ensured to compatibility is ensured as if M40 is locally some overflow detection, report, and saturation is done after the operation.</li> <li>☐ The 6 LSBs of Tx are used to determine the shift quantity. The Tx define a shift quantity within -32 to +31. When the value is be to -17, a modulo 16 operation transforms the shift quantity to to -1.</li> <li>Affected by C54CM, M40, SATD, SXMD</li> </ul>

# Repeat Example

Syntax	Description
SUB AC1 << T0, AC0	The content of AC1 shifted by the content of T0 is subtracted from the content of
	AC0 and the result is stored in AC0.

This instruction can be repeated.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	SUB ACx << #SHIFTW, ACy	Yes	3	1	Χ

#### 0001 000E DDSS 0100 xxSH IFTW Opcode

# **Operands**

ACx, ACy, SHIFTW

#### Description

This instruction subtracts an accumulator content ACx shifted by the 6-bit value, SHIFTW, from an accumulator content ACy:

$$ACy = ACy - (ACx << \#SHIFTW)$$

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB AC1 << #31, AC0	The content of AC1 shifted left by 31 bits is subtracted from the content of AC0
	and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	<b>SUB</b> K16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Х

### Opcode

0111 1010 KKKK KKKK KKKK KKKK SSDD 001x

### **Operands**

ACx, ACy, K16

#### Description

This instruction subtracts the 16-bit signed constant, K16, shifted left by 16 bits from an accumulator content ACx:

$$ACy = ACx - (K16 << #16)$$

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB #FFFFh << #16, AC1, AC0	A signed 16-bit value (FFFFh) shifted left by 16 bits is subtracted from
	the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[9]	SUB K16 << #SHFT, [ACx,] ACy	No	4	1	Х

### **Opcode**

0111 0001 KKKK KKKK KKKK KKKK SSDD SHFT

### **Operands**

ACx, ACy, K16, SHFT

#### Description

This instruction subtracts the 16-bit signed constant, K16, shifted left by the 4-bit value, SHFT, from an accumulator content ACx:

$$ACy = ACx - (K16 << \#SHFT)$$

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by M40, SATD, SXMD

Affects ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB #9800h << #5, AC0, AC1	A signed 16-bit value (9800h) shifted left by 5 bits is subtracted from the
	content of AC0 and the result is stored in AC1.

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[10]	SUB Smem <<	Tx, [	[ACx,] ACy		No	3	1	Х
Opcode	е			11	01 1101 AA	AA A	AAI SSI	DD ss01
Operan	nds	AC	x, ACy, Sm	em, Tx				
Descrip	otion			n subtracts the conte Tx from an accumul	•	•	n) locatior	n shifted by
		AC:	y = ACx -	(Smem << Tx)				
			☐ The operation is performed on 40 bits in the D-unit shifter.					
		☐ Input operands are sign extended to 40 bits according to SXMD.						
		The shift operation is equivalent to the signed shift instruction.						
			subtraction	detection and CAI n borrow bit is report al complement of th	ed in the CARI	RY stat		
			When an o	overflow is detected,	the accumulat	or is sa	iturated a	ccording to
		Compatibility with C54x devices (C54CM = 1)						
			nen this instr 34CM = 1:	uction is executed w	ith M40 = 0, cor	npatibi	lity is ensu	ıred. When
				ediary shift operation w detection, report,	•		-	
			Tx define a	s of Tx are used to one shift quantity within modulo 16 operation	–32 to +31. Wh	en the	value is be	etween –32
Status	Bits	Aff	ected by	C54CM, M40, SA	ΓD, SXMD			
			ects	ACOVy, CARRY				
Repeat		Th	is instruction	n can be repeated.				

Syntax	Description
SUB *AR3 << T0, AC1, AC0	The content addressed by AR3 shifted by the content of T0 is subtracted
	from the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[11]	SUB Smem << #16, [ACx,], ACy	No	3	1	X

# Opcode

ACx, ACy, Smem

Description

**Operands** 

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from an accumulator content ACx:

1101 1110 AAAA AAAI SSDD 0101

$$ACy = ACx - (Smem << #16)$$

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. If the result of the subtraction generates a borrow, the CARRY status bit is cleared; otherwise, the CARRY status bit is not affected.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB *AR3 << #16, AC1, AC0	The content addressed by AR3 shifted left by 16 bits is subtracted from the
	content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[12]	SUB ACx, Smem << #16, ACy	No	3	1	Χ

### Opcode

1101 1110 AAAA AAAI SSDD 0110

# **Operands**

ACx, ACy, Smem

#### **Description**

This instruction subtracts an accumulator content ACx from the content of a memory (Smem) location shifted left by 16 bits:

ACy = (Smem << #16) - ACx

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

# **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB AC1, *AR3 << #16, AC0	The content of AC1 is subtracted from the content addressed by AR3
	shifted left by 16 bits and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax		Parallel Enable B		Cycles	Pipeline
[13]	SUB [uns(]Smem[)], BORROW, [ACx,] ACy		No	3	1	Х
Opcod	e	1101	1111 7	AAAA	AAI SSI	DD 101u

**Operands** 

ACx, ACy, Smem

Description

This instruction subtracts the logical complement of the CARRY status bit (borrow) and the content of a memory (Smem) location from an accumulator content ACx:

ACy = ACx - Smem - BORROW

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by CARRY, M40, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB uns(*AR1), BORROW, AC0, AC1	The complement of the CARRY bit (1) and the unsigned content addressed by AR1 (F000h) are subtracted from the content of AC0 and the result is stored in AC1.

Before				After			
AC0	00	EC00	0000	AC0	00	EC00	0000
AC1	00	0000	0000	AC1	00	EBFF	OFFF
AR1			0302	AR1			0302
302			F000	302			F000
CARRY			0	CARRY			1

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[14]	SUB [uns(]Sme	m[)],	[ACx,] ACy			No	3	1	X
Opcode	)				1101	1111   AA	AA AA	AAI   SSI	DD 111u
Operan	ds	AC	x, ACy, Sme	em					
Descrip	otion		s instruction cumulator co	subtracts the content ACx:	ontent	of a memor	y (Sme	em) location	on from an
		АСу	y = ACx - S	Smem					
			The operati	ion is performed	on 40	bits in the D	D-unit A	ALU.	
			Input opera	nds are extende	ed to 4	0 bits accord	ding to	uns.	
				otional uns keyw nemory location			-	•	he content
				ptional uns key of the memory l					
			subtraction	letection and of borrow bit is repaired to be all complement of the second complement of the sec	orted	in the CARF	RY stati		
			When an ov	verflow is detect	ed, the	e accumulato	or is sa	turated a	ccording to
		Co	mpatibility	with C54x devi	ces (C	54CM = 1)			
		Wh	nen this instru	uction is execute	ed with	n M40 = 0, co	ompati	bility is er	sured.
Status	Bits	Affe	ected by	M40, SATD, SX	KMD				
		Affe	ects	ACOVy, CARR	Y				
Repeat		Thi	s instruction	can be repeate	d.				

Syntax	Description
SUB uns(*AR3), AC1, AC0	The unsigned content addressed by AR3 is subtracted from the content of AC1
	and the result is stored in AC0.

#### **Syntax Characteristics**

No. Sy	yntax	Parallel Enable Bit	Size	Cycles	Pipeline
[15] <b>S</b> L	UB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	No	4	1	Х

Opcode

1111 1001 AAAA AAAI uxsh iftw ssdd 01xx

**Operands** 

ACx, ACy, SHIFTW, Smem

Description

This instruction subtracts the content of a memory (Smem) location shifted by the 6-bit value, SHIFTW, from an accumulator content ACx:

ACy = ACx - (Smem << #SHIFTW)

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ Input operands are extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** 

Affected by C54CM, M40, SATD, SXMD

Affects ACOVy, CARRY

# Repeat

This instruction cannot be repeated when using the \*(#k23) absolute addressing mode to access the memory operand (Smem); when using other addressing modes, this instruction can be repeated.

Syntax	Description
SUB uns(*AR3) << #31, AC1, AC0	The unsigned content addressed by AR3 shifted left by 31 bits is subtracted from the content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[16]	SUB dbl(Lmem	), [ACx,] A	Су		No	3	1	Х
Opcod	e			1110	1101 AA	AA AA	AAI SSI	DD 001n
Operar	nds	ACx, AC	y, Lmem					
Descri	otion		ruction subtracts the accumulator conter		t of data me	emory	operand	dbl(Lmem)
		ACy = A	Cx - dbl(Lmem)					
		☐ The	data memory opera	and dbl(Ln	nem) addres	ses ar	e aligned	:
			f Lmem address significant word = L		most signifi	cant w	ord = Ln	nem, least
			f Lmem address significant word = L		nost signific	ant w	ord = Ln	nem, least
		☐ The	operation is perforr	ned on 40	bits in the D	)-unit A	ALU.	
		☐ Inpu	t operands are sign	extended	I to 40 bits a	ccordir	ng to SXN	ID.
		subt	rflow detection an raction borrow bit is elogical compleme	reported	in the CARF	Y stati		
		☐ Whe	n an overflow is de D.	tected, the	e accumulato	or is sa	turated a	ccording to
		Compat	ibility with C54x d	evices (C	54CM = 1)			
		When th	is instruction is exe	cuted with	M40 = 0, co	ompati	bility is er	sured.
Status	Bits	Affected	by M40, SATD	, SXMD				
		Affects	ACOVy, CA	RRY				
Repeat	:	This inst	ruction can be repe	ated.				

Syntax	Description
SUB dbl(*AR3+), AC1, AC0	The content (long word) addressed by AR3 and AR3 + 1 is subtracted from the content of AC1 and the result is stored in AC0. Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

# **Syntax Characteristics**

			Parallel			
No. Syntax			Enable Bit	Size	Cycles	Pipeline
[17] SUB ACx, dbl	(Lmem), ACy		No	3	1	X
Opcode		1110	1101 AA	AA A	aai ssi	DD 010x
Operands	ACx, ACy, Ln	nem				
Description		on subtracts an accumula and dbl(Lmem):	tor content A	ACx fro	m the con	tent of data
	ACy = dbl(L	mem) - ACx				
	☐ The data	memory operand dbl(Ln	nem) addres	sses ar	e aligned	
		nem address is even: icant word = Lmem + 1	most signifi	cant w	ord = Ln	nem, least
		nem address is odd: r iicant word = Lmem – 1	most signific	cant w	ord = Lm	nem, least
	☐ The oper	ation is performed on 40	bits in the [	D-unit /	ALU.	
	☐ Input ope	rands are sign extended	d to 40 bits a	ccordi	ng to SXN	MD.
	subtraction	detection and CARR' on borrow bit is reported ical complement of the C	in the CARF	RY stat		
	☐ When an SATD.	overflow is detected, the	e accumulat	or is sa	iturated ad	ccording to
	Compatibilit	y with C54x devices (C	54CM = 1)			
	When this ins	struction is executed with	n M40 = 0, c	ompati	bility is er	sured.
Status Bits	Affected by	M40, SATD, SXMD				
	Affects	ACOVy, CARRY				
Repeat		on can be repeated.				
Frample	THIS HISHUCH	on can be repeated.				

Syntax	Description
SUB AC1, dbl(*AR3), AC0	The content of AC1 is subtracted from the content (long word) addressed by
	AR3 and AR3 + 1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[18]	SUB Xmem, Ymem, ACx	No	3	1	Х

#### Opcode

1000 0001 | XXXM MMYY | YMMM 01DD

### **Operands**

ACx, Xmem, Ymem

# **Description**

This instruction subtracts the content of data memory operand Ymem, shifted left 16 bits, from the content of data memory operand Xmem, shifted left 16 bits:

ACx = (Xmem << #16) - (Ymem << #16)

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by C54CM, M40, SATD, SXMD

Affects ACOVx, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB *AR3, *AR4, AC0	The content addressed by AR4 shifted left by 16 bits is subtracted from the
	content addressed by AR3 shifted left by 16 bits and the result is stored in AC0.

# SUB::MOV

# Subtraction with Parallel Store Accumulator Content to Memory

#### Syntax Characteristics

[1] <b>SUB</b> Xmem << <b>#16.</b> ACx. ACv No 4	
[1] SUB Xmem << #16, ACx, ACy No 4 :: MOV HI(ACy << T2), Ymem	1 X

### Opcode

1000 0111 XXXM MMYY YMMM SSDD 101x xxxx

# **Operands**

ACx, ACy, T2, Xmem, Ymem

## Description

This instruction performs two operations in parallel: subtraction and store:

$$ACy = (Xmem << #16) - ACx$$
  
::  $Ymem = HI(ACy << T2)$ 

The first operation subtracts an accumulator content from the content of data memory operand Xmem shifted left by 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

The second operation shifts the accumulator ACy by the content of T2 and stores ACy(31–16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- After the shift, the high part of the accumulator, ACy(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

**Status Bits** Affected by C54CM, M40, SATD, SXMD Affects ACOVy, CARRY This instruction can be repeated. Repeat See Also See the following other related instructions: ☐ ADDSUB (Dual 16-Bit Addition and Subtraction) ☐ ADDSUBCC (Addition or Subtraction Conditionally) ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally) ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift) ☐ SUB (Dual 16-Bit Subtractions) ☐ SUB (Subtraction)

# **Example**

Syntax	Description
SUB *AR3 << #16, AC1, AC0 :: MOV HI(AC0 << T2), *AR4	Both instructions are performed in parallel. The content of AC1 is subtracted from the content addressed by AR3 shifted left by 16 bits and the result is stored in AC0. The content of AC0 is shifted by the content of T2, and AC0(31–16) is stored at the address of AR4.

☐ SUBADD (Dual 16-Bit Subtraction and Addition)

☐ SUBC (Subtract Conditionally)

### **SUBADD**

#### Dual 16-Bit Subtraction and Addition

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUBADD Tx, Smem, ACx	No	3	1	Х
[2]	SUBADD Tx, dual(Lmem), ACx	No	3	1	X

Description These instructions perform two paralleled subtraction and addition operations in one cycle. The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are

attached to the higher 16-bit datapath).

**Status Bits** Affected by C54CM, SATD, SXMD ACOVx, ACOVy, CARRY Affects

See Also See the following other related instructions:

- ☐ ADD (Addition)
- ☐ ADD (Dual 16-Bit Additions)
- ☐ ADDSUB (Dual 16-Bit Addition and Subtraction)
- ☐ SUB (Dual 16-Bit Subtractions)
- ☐ SUB (Subtraction)

#### Dual 16-Bit Subtraction and Addition

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUBADD Tx, Smem, ACx	No	3	1	Х

#### Opcode

| 1101 | 1110 | AAAA | AAAI | ssDD | 1001

#### **Operands**

ACx, Smem, Tx

### **Description**

This instruction performs two paralleled arithmetical operations in one cycle, a subtraction and addition:

$$HI(ACx) = Smem - Tx$$
  
::  $LO(ACx) = Smem + Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand Smem:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

**Status Bits** Affected by C54CM, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUBADD T0, *AR3, AC0	Both instructions are performed in parallel. The content of T0 is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is added to the duplicated content addressed by AR3 and the result is stored in AC0(15–0).

#### Dual 16-Bit Subtraction and Addition

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SUBADD Tx, dual(Lmem), ACx	No	3	1	Х

#### Opcode

1110 1110 AAAA AAAI ssDD 111x

### **Operands**

ACx, Lmem, Tx

#### Description

This instruction performs two paralleled arithmetical operations in one cycle. a subtraction and addition:

$$HI(ACx) = HI(Lmem) - Tx$$
  
::  $LO(ACx) = LO(Lmem) + Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUBADD T0, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is added to the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

### **SUBC**

### Subtract Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUBC Smem, [ACx,] ACy	No	3	1	Χ

#### Opcode

| 1101 1110 | AAAA AAAI | SSDD 0011

# Operands

ACx, ACy, Smem

#### Description

This instruction performs a conditional subtraction in the D-unit ALU. The D-unit shifter is not used to perform the memory operand shift.

- ☐ The 16-bit data memory operand Smem is sign extended to 40 bits according to SXMD, shifted left by 15 bits, and subtracted from the content of the source accumulator ACx.
  - The shift operation is equivalent to the signed shift instruction.
  - Overflow and CARRY bit is always detected at bit position 31. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - If an overflow is detected and reported in accumulator overflow bit ACOVy, no saturation is performed on the result of the operation.
- ☐ If the result of the subtraction is greater than 0 (bit 39 = 0), the result is shifted left by 1 bit, added to 1, and stored in the destination accumulator ACy.
- ☐ If the result of the subtraction is less than 0 (bit 39 = 1), the source accumulator ACx is shifted left by 1 bit and stored in the destination accumulator ACy.

```
if ((ACx - (Smem << #15)) >= 0)
   ACy = (ACx - (Smem << #15)) << #1 + 1
else
   ACy = ACx << #1</pre>
```

This instruction is used to make a 16 step 16-bit by 16-bit division. The divisor and the dividend are both assumed to be positive in this instruction. SXMD affects this operation:

- ☐ If SXMD = 1, the divisor must have a 0 value in the most significant bit
- ☐ If SXMD = 0, any 16-bit divisor value produces the expected result

The dividend, which is in the source accumulator ACx, must be positive (bit 31 = 0) during the computation.

Status Bits	Affected by	SXMD
	Affects	ACOVy, CARRY
Repeat	This instruction	can be repeated.
See Also	See the following	ng other related instructions:
	☐ ADDSUBC	C (Addition or Subtraction Conditionally)
	ADDSUBC Conditional	C (Addition, Subtraction, or Move Accumulator Content lly)
	☐ ADDSUB2	CC (Addition or Subtraction Conditionally with Shift)
	☐ SUB (Subti	raction)
	SUB::MOV Memory)	(Subtraction with Parallel Store Accumulator Content to
	☐ SUBADD (	Dual 16-Bit Subtraction and Addition)

Syntax	Description
	The content addressed by AR1 shifted left by 15 bits is subtracted from the content of AC0. The result is greater than 0; therefore, the result is shifted left by 1 bit, added to 1, and the new result stored in AC1. The result generated an overflow and a carry.

Before			After			
AC0	23 4300	0000	AC0	23	4300	0000
AC1	00 0000	0000	AC1	46	8400	0001
AR1		300	AR1			300
300		200	300			200
SXMD		0	SXMD			0
ACOV1		0	ACOV1			1
CARRY		0	CARRY			1

Syntax	Description
repeat (CSR)	The content addressed by AR1 shifted left by 15 bits is subtracted from the
SUBC *AR1, AC1	content of AC1. The result is greater than 0; therefore, the result is shifted left by 1 bit, added to 1, and the new result stored in AC1. The content addressed by AR1 shifted left by 15 bits is subtracted from the content of AC1. The result is greater than 0; therefore, the result is shifted left by 1 bit, added to 1, and the new result stored in AC1. The result generated a carry.

Before		After	
AC1	00 0746 0000	AC1	00 1A18 0007
AR1	200	AR1	200
200	0100	200	0100
CSR	1	CSR	0
ACOV1	0	ACOV1	0
CARRY	0	CARRY	1

## Swap Accumulator Content

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline		
140.	SWAP ACx, AC		Lilable Dit	Size	Cycles	ripeille		
[1]	SWAP ACO, AC		Yes	2	1	X		
	•							
[2]	SWAP AC1, AC	,3	Yes	2	1	X		
Opcode	е	SWAP AC0, AC2	010	1 11	1E 000	0000		
		SWAP AC1, AC3	010	1 11	1E 000	00 0001		
Operan	nds	ACx, ACy						
Description		This instruction performs parallel moves between two accumulators. These operations are performed in a dedicated datapath independent of the D-unit operators.						
This instruction moves the cont accumulator (ACy), and reci accumulator to the first accum			ally moves the		. ,			
		Accumulator swapping is performe	d in the execute	phase	e of the p	ipeline.		
Status	Bits	Affected by none						
		Affects none						
Repeat		This instruction can be repeated.						
See Als	<b>SO</b>	See the following other related instructions:						
		☐ SWAP (Swap Auxiliary Register	er Content)					
		☐ SWAP (Swap Auxiliary and Ter	mporary Registe	er Con	tent)			
		☐ SWAP (Swap Temporary Regis	ster Content)					
		☐ SWAPP (Swap Accumulator Pa	air Content)					
Evamo	lo.							

Syntax	Description
SWAP AC0, AC2	The content of AC0 is moved to AC2 and the content of AC2 is moved to AC0.

Before		After	
AC0	01 E500 0030	AC0	00 2800 0200
AC2	00 2800 0200	AC2	01 E500 0030

## Swap Auxiliary Register Content

## **Syntax Characteristics**

			Paralle	ı		
No.	Syntax		Enable E	Bit Size	Cycles	Pipeline
	SWAP ARX, AR	Ry				
[1]	SWAP AR0, AF	R1	Yes	2	1	AD
[2]	SWAP AR0, AF	R2	Yes	2	1	AD
[3]	SWAP AR1, AF	R3	Yes	2	1	AD
Opcod	e	SWAP ARO, AR1		0101 11	1E 001	1 1000
		SWAP AR0, AR2		0101 11	1E 000	00 1000
		SWAP AR1, AR3	(	0101 11	1E 000	00 1001
Operar	nds	ARx, ARy				
Descri	ption	This instruction performs parallel These operations are performed in A-unit operators.			•	•
		This instruction moves the content second auxiliary register (ARy), an second auxiliary register to the first	nd reciproca	lly moves	•	•
		Auxiliary register swapping is perfor	med in the a	ddress p	hase of th	ne pipeline.
Status	Bits	Affected by none				
		Affects none				
Repeat	t	This instruction can be repeated.				
See Als	so	See the following other related instr	uctions:			
		☐ SWAP (Swap Accumulator Con	ntent)			
		☐ SWAP (Swap Auxiliary and Ten	nporary Reg	ister Con	tent)	
		☐ SWAP (Swap Temporary Regis	ter Content)	)		
		☐ SWAPP (Swap Auxiliary Regist	er Pair Con	tent)		
Examp	le					

Syntax	Description
SWAP AR0, AR2	The content of AR0 is moved to AR2 and the content of AR2 is moved to AR0.

Before		After	
AR0	6500	AR0	0300
AR2	0300	AR2	6500

## Swap Auxiliary and Temporary Register Content

### **Syntax Characteristics**

No.	Syntax			Paralle Enable		Cycles	Pipeline
	<b>SWAP</b> ARx, Tx						
[1]	SWAP AR4, T0			Yes	2	1	AD
[2]	SWAP AR5, T1			Yes	2	1	AD
[3]	SWAP AR6, T2			Yes	2	1	AD
[4]	SWAP AR7, T3			Yes	2	1	AD
Opcode	e	SWAP AR4	, то	[	0101 1	11E   000	0 1100
		SWAP AR5	, T1		0101 1	11E   00C	0 1101
		SWAP AR6	, т2		0101 1	11E   000	0 1110
		SWAP AR7	, т3		0101 1	11E   00C	0 1111
Operar	nds	ARx, Tx					
Descrip	ption	This instruction performs parallel moves between auxiliary registers and temporary registers. These operations are performed in a dedicated datapath independent of the A-unit operators.					
	This instruction moves the content of the auxiliary register (ARx) to temporary register (Tx), and reciprocally moves the content of the temporary register to the auxiliary register.					•	
		Auxiliary and to	emporary register s	wapping is pe	erformed i	n the addi	ess phase
Status	Bits	Affected by	none				
		Affects	none				
Repeat	Ė	This instruction	n can be repeated.				
See Als	so	See the follow	ng other related ins	structions:			
		SWAP (Sv	ap Accumulator Co	ontent)			
		SWAP (Sv	ap Auxiliary Regist	er Content)			
		SWAP (Sv	ap Temporary Reg	ister Conten	t)		
		SWAPP (S	Swap Auxiliary and <sup>-</sup>	Temporary R	egister Pa	air Conter	nt)
		☐ SWAP4 (S	wap Auxiliary and	Temporary R	egister Pa	airs Conte	nt)

Syntax	Description
SWAP AR4, T0	The content of AR4 is moved to T0 and the content of T0 is moved to AR4.

Before		After	
T0	6500	TO	0300
AR4	0300	AR4	6500

## Swap Temporary Register Content

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
	SWAP Tx, Ty					
[1]	SWAP T0, T2		Yes	2	1	AD
[2]	SWAP T1, T3		Yes	2	1	AD
Opcod	le	SWAP T0, T2	010	)1 11	1E   000	00 0100
		SWAP T1, T3	010	)1 11	1E 000	0 0101
Opera	nds	Tx, Ty				
Descri	ption	This instruction performs parallel months are operations are performed in a A-unit operators.				•
		This instruction moves the content of second temporary register (Ty), and second temporary register to the first	I reciprocally	moves	•	` '
		Temporary register swapping is pepipeline.	erformed in th	ne add	lress pha	ase of the
Status	Bits	Affected by none				
		Affects none				
Repea	t	This instruction can be repeated.				
See Al	so	See the following other related instru	ctions:			
		☐ SWAP (Swap Accumulator Context)	ent)			
		☐ SWAP (Swap Auxiliary Register	Content)			
		☐ SWAP (Swap Auxiliary and Temp	oorary Registe	er Con	tent)	
		☐ SWAPP (Swap Temporary Regis	ster Pair Conte	ent)		
Examp	ole					

Syntax	Description
SWAP T0, T2	The content of T0 is moved to T2 and the content of T2 is moved to T0.

Before		After	
T0	6500	T0	0300
T2	0300	T2	6500

## Swap Accumulator Pair Content

### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAPP ACO, A	AC2	Yes	2	1	Х
Opcode	е		010	)1 11	1E   000	1 0000
Operar	nds	AC0, AC2				
Descrip	otion	This instruction performs two parallel n and AC2, AC1 and AC3) in one cycle dedicated datapath independent of swapping is performed in the execute	. These ope the D-unit	rations opera	are perfo ators. Ac	ormed in a
		This instruction performs two parallel	moves:			
		the content of AC0 to AC2, and re	eciprocally th	e conte	ent of AC	2 to AC0
		the content of AC1 to AC3, and re	eciprocally th	e conte	ent of AC	3 to AC1
Status	Bits	Affected by none				
		Affects none				
Repeat	:	This instruction can be repeated.				
See Als	SO	See the following other related instruc	tions:			
		☐ SWAP (Swap Accumulator Conte	nt)			
		☐ SWAPP (Swap Auxiliary Register	Pair Conten	t)		

### Example

Syntax	Description
SWAPP AC0, AC2	The following two swap instructions are performed in parallel: the content of AC0 is moved to AC2 and the content of AC1 is moved to AC3 and the content of AC1 is moved to AC3 and the content of AC3 is moved to AC1.

☐ SWAPP (Swap Temporary Register Pair Content)

☐ SWAPP (Swap Auxiliary and Temporary Register Pair Content)

Before				After			
AC0	01	E500	0030	AC0	00	2800	0200
AC1	00	FFFF	0000	AC1	00	8800	0800
AC2	00	2800	0200	AC2	01	E500	0030
AC3	00	8800	0800	AC3	00	FFFF	0000

## Swap Auxiliary Register Pair Content

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAPP AR0,	AR2				Yes	2	1	AD
Opcod	е					010	)1 11	1E 000	1000
Operar	nds	AR	0, AR2						
Descri	ption	(AF in a	R0 and AR2, dedicated o	AR1 and Ald Ald Ald Ald Ald Ald Ald Ald Ald Al	R3) in one e ependent o	moves betwee cycle. These of the A-unit of phase of the	opera perato	tions are rs. Auxilia	performed
		Thi	s instruction	performs tv	o parallel	moves:			
			the content	t of AR0 to A	R2, and re	eciprocally th	e conte	ent of AR	2 to AR0
			the content	t of AR1 to A	R3, and re	eciprocally th	e conte	ent of AR	3 to AR1
Status	Bits	Affe	ected by	none					
		Affe	ects	none					
Repeat	t	Thi	s instruction	can be repe	eated.				
See Als	so	See	e the followi	ng other rela	ted instruc	ctions:			
			SWAP (Sw	ap Auxiliary	Register C	Content)			
			SWAPP (S	wap Accum	ulator Pair	Content)			
			SWAPP (S	wap Auxiliar	y and Tem	porary Regis	ter Pa	ir Conter	nt)
			SWAPP (S	wap Tempoi	ary Regist	er Pair Conte	ent)		
Examp	le								

Syntax	Description
,	The following two swap instructions are performed in parallel: the content of AR0 is moved to AR2 and the content of AR2 is moved to AR0, and the content of AR1 is moved to AR3 and the content of AR3 is moved to AR1.

Before		After	
AR0	0200	AR0	6788
AR1	0300	AR1	0200
AR2	6788	AR2	0200
AR3	0200	AR3	0300

## Swap Auxiliary and Temporary Register Pair Content

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline		
	SWAPP ARx, Tx					<u> </u>		
[1]	SWAPP AR4, T0		Yes	2	1	AD		
[2]	SWAPP AR6, T2		Yes	2	1	AD		
Opcode		SWAPP AR4, T0	010	1 11	1E 000	1 1100		
		SWAPP AR6, T2	010	1 11	1E 000	1 1110		
Operan	<b>ds</b> A	Rx, Tx	·		·			
Descrip	a a	erallel moves betwee one cycle. These op ndent of the A-unit performed in the add	eratio opera	ns are pe itors. Au	erformed in xiliary and			
Instruction [1] performs two parallel mo								
		the content of AR4 to T0, and reciprocally the content of T0 to AR4						
		the content of AR5 to T1, a	tent of AR5 to T1, and reciprocally the content of T1 to AR5					
	Ir	nstruction [2] performs two pa	n [2] performs two parallel moves:					
		☐ the content of AR6 to T2, and reciprocally the content of T2 to AR6						
		the content of AR7 to T3, a	and reciprocally the	conten	t of T3 to	AR7		
Status I	Bits A	ffected by none						
	A	ffects none						
Repeat	Т	his instruction can be repeate	ed.					
See Als	o S	ee the following other related	instructions:					
		SWAP (Swap Auxiliary and	d Temporary Registe	er Con	tent)			
		SWAPP (Swap Accumulate	or Pair Content)					
		SWAPP (Swap Auxiliary R	egister Pair Content	:)				
		SWAPP (Swap Temporary	Register Pair Conte	ent)				
		SWAP4 (Swap Auxiliary ar	nd Temporary Regis	ter Pai	rs Conte	nt)		

Syntax	Description
	The following two swap instructions are performed in parallel: the content of AR4 is moved to T0 and the content of T0 is moved to AR4, and the content of AR5 is moved to T1 and the content of T1 is moved to AR5.

Before		After	
AR4	0200	AR4	6788
AR5	0300	AR5	0200
T0	6788	T0	0200
Т1	0200	Т1	0300

## Swap Temporary Register Pair Content

### **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline	
[1]	SWAPP T0, T2			Yes	2	1	AD	
Opcod	e			010	)1 11	1E 000	1 0100	
Operands T0, T2								
Description		This instruction performs two parallel moves between four temporary registers (T0 and T2, T1 and T3) in one cycle. These operations are performed in a dedicated datapath independent of the A-unit operators. Temporary register swapping is performed in the address phase of the pipeline.						
		This instruction performs two parallel moves:						
		☐ the content of T0 to T2, and reciprocally the content of T2 to T0						
		_ the conten	t of T1 to T3, and reci	procally the co	ontent	of T3 to T	1	
Status	Bits	Affected by	none					
		Affects	none					
Repeat	t	This instruction	n can be repeated.					
See Als	so	See the follow	ing other related instru	uctions:				
		☐ SWAP (Sv	vap Temporary Regist	er Content)				
		☐ SWAPP (S	Swap Accumulator Pai	r Content)				
		☐ SWAPP (S	Swap Auxiliary Registe	er Pair Conten	t)			

### Example

Syntax	Description
SWAPP T0, T2	The following two swap instructions are performed in parallel: the content of T0 is moved to T2 and the content of T2 is moved to T0, and the content of T1 is moved to T3 and the content of T3 is moved to T1.

☐ SWAPP (Swap Auxiliary and Temporary Register Pair Content)

Before		After	
T0	0200	T0	6788
Т1	0300	Т1	0200
Т2	6788	Т2	0200
Т3	0200	Т3	0300

## Swap Auxiliary and Temporary Register Pairs Content

### **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAP4 AR4, T	0		Yes	2	1	AD
Opcode	e			010	)1 11	1E 001	.0 1100
Operar	nds	AR4, T0					
Descrip	otion	(AR4, AR5, A in one cycle independent	on performs four parallel R6, and AR7) and four t . These operations are of the A-unit operato erformed in the address	emporary reg e performed ors. Auxiliary	isters ( in a ( and	(T0, T1, T dedicated temporal	2, and T3) d datapath
		This instruction	on performs four paralle	I moves:			
		☐ the conte	nt of AR4 to T0, and red	ciprocally the	conter	nt of T0 to	AR4
		☐ the conte	nt of AR5 to T1, and red	ciprocally the	conter	nt of T1 to	AR5
		the conte	nt of AR6 to T2, and red	ciprocally the	conter	nt of T2 to	AR6
		the conte	nt of AR7 to T3, and red	ciprocally the	conter	nt of T3 to	AR7
Status	Bits	Affected by	none				
		Affects	none				
Repeat		This instruction	on can be repeated.				
See Als	50	See the follow	ving other related instru	ctions:			
		☐ SWAP (S	wap Auxiliary and Temp	oorary Registe	er Con	tent)	
		☐ SWAPP (	Swap Auxiliary and Ten	nporary Regis	ster Pa	ir Conter	nt)

## Example

Syntax	Description
SWAP4 AR4, T0	The following four swap instructions are performed in parallel: the content of AR4 is moved to T0 and the content of T0 is moved to AR4, the content of AR5 is moved to T1 and the content of T1 is moved to AR5, the content of AR6 is moved to T2 and the content of T2 is moved to AR6, and the content of AR7 is moved to T3 and the content of T3 is moved to AR7.

Before		After	
AR4	0200	AR4	0030
AR5	0300	AR5	0200
AR6	0240	AR6	3400
AR7	0400	AR7	0FD3
T0	0030	T0	0200
T1	0200	T1	0300
Т2	3400	Т2	0240
Т3	0FD3	Т3	0400

Instruction Set Descriptions

1001 0101 1xxk kkkk

**TRAP** 

Software Trap

#### **Syntax Characteristics**

[1] TDADIS	
[1] TRAP k5 No 2 ?	D

#### Opcode

**Operands** 

k5

**Description** 

This instruction passes control to a specified interrupt service routine (ISR) and this instruction does not affect INTM bit in ST1 55. The ISR address is stored at the interrupt vector address defined by the content of an interrupt vector pointer (IVPD or IVPH) combined with the 5-bit constant, k5. This instruction is executed regardless of the value of INTM bit. This instruction is not maskable.

#### Note:

DBSTAT (the debug status register) holds debug context information used during emulation. Make sure the ISR does not modify the value that will be returned to DBSTAT.

Before beginning an ISR, the CPU automatically saves the value of some CPU registers and two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the ISR is done.

In the slow-return process (default), the return address (from the PC), the loop context bits, and some CPU registers are stored to the stacks (in memory). When the CPU returns from an ISR, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. Some CPU registers are saved to the stacks (in memory). For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

When control is passed to the ISR:

The data stack pointer (SP) is decremented by 1 word in the address
phase of the pipeline. The status register 2 (ST2_55) content is pushed
to the top of SP.

- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The 7 higher bits of status register 0 (ST0\_55) concatenated with 9 zeroes are pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the access phase of the pipeline. The status register 1 (ST1\_55) content is pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the access phase of the pipeline. The debug status register (DBSTAT) content is pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the ISR program address. The active control flow execution context flags are cleared.

#### System Stack (SSP)

After	$\rightarrow$	SSP = x - 3	(Loop bits):PC(23-16)
Save		SSP = x - 2	
		SSP = x - 1	ST0_55(15-9)
Before	$\rightarrow$	SSP = x	Previously saved data
Save			

#### Data Stack (SP)

After $\rightarrow$ SP = y - 3	PC(15-0)
Save $SP = y - 2$	ST1_55
SP = y − 1	ST2_55
<b>Before</b> $\rightarrow$ SP = y	Previously saved data

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ INTR (Software Interrupt)
- ☐ RETI (Return from Interrupt)

Syntax	Description
TRAP #5	Program control is passed to the specified interrupt service routine. The interrupt vector address is defined by the content of an interrupt vector pointer (IVPD) combined with the unsigned 5-bit value (5).

### XCC

### Execute Conditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XCC [label, ]cond	No	2	1	AD
[2]	XCCPART [label, ]cond	No	2	1	Х

### **Description**

These instructions evaluate a single condition defined by the cond field and allow you to control execution of all operations implied by the instruction or part of the instruction. See Table 1–3 for a list of conditions.

Instruction [1] allows you to control the entire execution flow from the address phase to the execute phase of the pipeline. Instruction [2] allows you to only control the execution flow from the execute phase of the pipeline. The use of

	a la	ibel, where c	on	trol of the exe	cute condition	nally instruction er	nds, is optional.
		These instr	uc	tions may be	executed alor	ne.	
		These instr	uc	tions may be	executed with	n two paralleled ir	nstructions.
		These instr paralleled.	ruc	tions may be	e executed wit	h the instruction	with which it is
		These instr	uc	tions may be	executed with	n the previous ins	truction.
		These instr paralleled i		•	executed with	the previous inst	ruction and two
		These instr	uc	tions cannot	be repeated.		
		These instr structure.	uc	tions cannot	be used as the	e last instruction in	n a repeat loop
		These instr			control the ex	ecution of the follo	owing program
		B (branch)		BCC	IDLE	INTR	XCC
		CALL		CALLCC	RPT	RPTCC	XCCPART
		RET		RETCC	RETI	RPTB	RPTBLOCAL
		RESET		TRAP			
Status Bits	Affe	ected by	Α	COVx, CARF	RY, C54CM, M	140, TCx	
	Affe	ects	A	COVx			

### Execute Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XCC [label, ]cond	No	2	1	AD
Opcode	e	J		ı	c cccc
		· ·		1	c cccc

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### **Operands**

cond

#### Description

This instruction evaluates a single condition defined by the cond field and allows you to control the execution flow of an instruction, or instructions, from the address phase to the execute phase of the pipeline. See Table 1–3 for a list of conditions.

When this instruction moves into the address phase of the pipeline, the condition specified in the cond field is evaluated. If the tested condition is true, the conditional instruction(s) is read and executed; if the tested condition is false, the conditional instruction(s) is not read and program control is passed to the instruction following the conditional instruction(s) or to the program address defined by label. There is a 3-cycle latency for the condition testing.

☐ This instruction may be executed alone:

```
XCC [label, ]cond
   instruction_executes_conditionally
[label:]
```

☐ This instruction may be executed with two paralleled instructions:

```
XCC [label, ]cond
instruction_1_executes_conditionally
|| instruction_2_executes_conditionally
label:]
```

☐ This instruction may be executed with the instruction with which it is paralleled:

☐ This instruction may be executed with a previous instruction:

```
previous_instruction
      || XCC [label, ]cond
      instruction_executes_conditionally
[label:]
```

☐ This instruction may be executed with a previous instruction and two paralleled instructions:

```
previous_instruction
      | XCC [label, ]cond
      instruction_1_executes_conditionally
      || instruction_2_executes_conditionally
[label:]
```

This instruction cannot be used as the last instruction in a repeat loop structure.

This instruction cannot control the execution of the following program control instructions:

B (branch)	BCC	IDLE	INTR	XCC
CALL	CALLCC	RPT	RPTCC	XCCPART
RET	RETCC	RETI	RPTB	RPTBLOCAL
RESET	TRAP			

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

#### **Status Bits**

Affected by

ACOVx, CARRY, C54CM, M40, TCx

Affects

**ACOV**x

#### Repeat

This instruction cannot be repeated.

Syntax	Description
·	The content of AR0 is not equal to 0, the next (ADD) instruction is executed. The content of AC0 is added to the content addressed by AR2 and the result is stored
ADD *AR2+, AC0	in AC0. AR2 is incremented by 1.

Before		After		
AR0	3000	AR0		3000
AR2	0405	AR2		0406
405	EF00	405		EF00
AC0	00 0000 000C	AC0	00 0000	EF0C

Syntax	Description
XCC AR0 != #0	The content of AR0 is equal to 0, the next (ADD) instruction is not executed and
ADD *AR2+, AC0	control is passed to the instruction following the conditionally executed (ADD) instruction.

Before				After			
AR0			0000	AR0			0000
AR2			0405	AR2			0405
405			EF00	405			EF00
AC0	00	0000	000C	AC0	00	0000	000C

### Execute Conditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	XCCPART [label, ]cond	No	2	1	Х
Opcod	e	100	1 01	10   1CC	c cccc
		100	1 11:	10   1CC	C CCCC
		100	1 11:	11   1CC	C CCCC

The assembler selects the opcode depending on the instruction position in a paralleled pair.

### Operands

cond

### Description

This instruction evaluates a single condition defined by the cond field and allows you to control the execution flow of an instruction, or instructions, from the execute phase of the pipeline. This instruction differs from instruction [1] because in this instruction operations performed in the address phase are always executed. See Table 1–3 for a list of conditions.

When this instruction moves into the execute phase of the pipeline, the condition specified in the cond field is evaluated. If the tested condition is true, the conditional instruction(s) is read and executed; if the tested condition is false, the conditional instruction(s) is not read and program control is passed to the instruction following the conditional instruction(s) or to the program address defined by label. There is a 0-cycle latency for the condition testing.

☐ This instruction may be executed alone:

```
XCCPART [label, ]cond
  instruction_executes_conditionally
[label:]
```

This instruction may be executed with two paralleled instructions:

☐ This instruction may be executed with the instruction with which it is paralleled. When this instruction syntax is used and the instruction to be executed conditionally is a store-to-memory instruction, there is a 1-cycle latency for the condition setting.

☐ This instruction may be executed with a previous instruction:

This instruction may be executed with a previous instruction and two paralleled instructions:

This instruction cannot be used as the last instruction in a repeat loop structure.

This instruction cannot control the execution of the following program control instructions:

B (branch)	BCC	IDLE	INTR	XCC
CALL	CALLCC	RPT	RPTCC	XCCPART
RET	RETCC	RETI	RPTB	RPTBLOCAL
RESET	TRAP			

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

#### **Status Bits**

Affected by

ACOVx, CARRY, C54CM, M40, TCx

Affects

**ACOV**x

#### Repeat

This instruction cannot be repeated.

Syntax	Description
XCCPART branch, AR0 != #0	The content of AR0 is not equal to 0, the next (ADD) instruction is executed.
ADD *AR2+, AC0	The content of AC0 is added to the content addressed by AR2 and the result is stored in AC0. AR2 is incremented by 1.

Before				After			
AR0			3000	AR0			3000
AR2			0405	AR2			0406
405			EF00	405			EF00
AC0	00	0000	000C	AC0	00	0000	EF0C

Syntax	Description
XCCPART AR0 != #0	The content of AR0 is equal to 0, the next (ADD) instruction is not executed and
ADD *AR2+, AC0	control is passed to the instruction following the conditionally executed (ADD) instruction; however, since the next (ADD) instruction includes a pointer
	modification, AR2 is incremented by 1 in the address phase.

Before				After			
AR0			0000	AR0			0000
AR2			0405	AR2			0406
405			EF00	405			EF00
AC0	00	0000	000C	AC0	00	0000	000C

## XOR

## Bitwise Exclusive OR (XOR)

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XOR src, dst	Yes	2	1	Х
[2]	XOR k8, src, dst	Yes	3	1	X
[3]	XOR k16, src, dst	No	4	1	X
[4]	XOR Smem, src, dst	No	3	1	Х
[5]	XOR ACx << #SHIFTW[, ACy]	Yes	3	1	Х
[6]	<b>XOR</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Х
[7]	XOR k16 << #SHFT, [ACx,] ACy	No	4	1	Х
[8]	XOR k16, Smem	No	4	1	Х

Description	These instructions perform a bitwise exclusive-OR (XOR) operation:					
	☐ In the D-unit, if the destination operand is an accumulator.					
	In the A-unit ALU, if the destination operand is an auxiliary or temporary register.					
	☐ In the A-unit ALU, if the destination operand is the memory.					
Status Bits	Affected by C54CM					
	Affects none					
See Also	See the following other related instructions:					
	☐ AND (Bitwise AND)					
	☐ OR (Bitwise OR)					

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XOR src, dst	Yes	2	1	X

#### **Opcode**

0010 110E FSSS FDDD

**Operands** 

dst, src

Description

This instruction performs a bitwise exclusive-OR (XOR) operation between two registers:

dst = dst ^ src

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
XOR AC0, AC1	The content of AC0 is XORed with the content of AC1 and the result is stored in AC1.

Beiore				Arter			
AC0	7E	2355	4FC0	AC0	7E	2355	4FC0
AC1	0F	E340	5678	AC1	71	C015	19B8

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	XOR k8, src, dst	Yes	3	1	Х

#### Opcode

0001 110E kkkk kkkk FDDD FSSS

**Operands** 

dst, k8, src

Description

This instruction performs a bitwise exclusive-OR (XOR) operation between a source (src) register content and an 8-bit value, k8:

dst = src ^ k8

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

Status Bits

Affected by none

Affects

none

### Repeat

This instruction can be repeated.

Syntax	Description
XOR #FFh, AC1, AC0	The content of AC1 is XORed with the unsigned 8-bit value (FFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	XOR k16, src, dst	No	4	1	Х

#### Opcode

0111 1111 kkkk kkkk kkkk kkkk FDDD FSSS

#### **Operands**

dst, k16, src

#### Description

This instruction performs a bitwise exclusive-OR (XOR) operation between a source (src) register content and a 16-bit unsigned constant, k16:

 $dst = src ^k16$ 

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

#### Repeat This instruction can be repeated.

Syntax	Description
XOR #FFFFh, AC1, AC0	The content of AC1 is XORed with the unsigned 16-bit value (FFFFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	XOR Smem, src, dst	No	3	1	Х

### Opcode

1101 1011 AAAA AAAI FDDD FSSS

**Operands** 

dst, Smem, src

Description

This instruction performs a bitwise exclusive-OR (XOR) operation between a source (src) register content and a memory (Smem) location:

dst = src ^ Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects

Repeat

This instruction can be repeated.

none

Syntax	Description
XOR *AR3, AC1, AC0	The content of AC1 is XORed with the content addressed by AR3 and the result is stored in AC0.

### **Syntax Characteristics**

				Parallel	٥.		
No.	Syntax			Enable Bit	Size	Cycles	Pipeline
[5]	XOR ACx << #	SHIF	TW[, ACy]	Yes	3	1	X
Opcod	e		0001	000E DDS	SS 00	10 xxS	H IFTW
Operar	nds	AC	x, ACy, SHIFTW				
<b>Description</b> This instruction performs a bitwise exclusive-OR (XOR) operation bet accumulator (ACy) content and an accumulator (ACx) content shifted 6-bit value, SHIFTW:							
		AC	y = ACy ^ (ACx <<< #SHIFTW)				
			The shift and XOR operations are shifter.	e performed	in one	cycle in	the D-unit
			Input operands are zero extended	I to 40 bits.			
			The input operand (ACx) is shifted shifter.	by a 6-bit im	mediat	e value in	the D-unit
			The CARRY status bit is not affect	ted by the lo	gical s	hift opera	ition.
		Co	ompatibility with C54x devices (C	54CM = 1)			
		loc	nen C54CM = 1, the intermediary ally set to 1. The 8 upper bits of ared.	-			

### **Status Bits**

Affected by C54CM

Affects none

### Repeat

This instruction can be repeated.

Syntax	Description
′	The content of AC0 is XORed with the content of AC1 logically shifted left by 30 bits and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	<b>XOR</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Χ

Opcode 0111 1010 kkkk kkkk kkkk kkkk SSDD 100x

Operands ACx, ACy, k16

**Description** This instruction performs a bitwise exclusive-OR (XOR) operation between an

accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by

16 bits:

 $ACy = ACx ^ (k16 <<< #16)$ 

☐ The operation is performed on 40 bits in the D-unit ALU.

☐ Input operands are zero extended to 40 bits.

☐ The input operand (k16) is shifted 16 bits to the MSBs.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
XOR #FFFFh << #16, AC1, AC0	The content of AC1 is XORed with the unsigned 16-bit value (FFFFh) logically shifted left by 16 bits and the result is stored in AC0.

#### Bitwise Exclusive OR (XOR)

#### **Syntax Characteristics**

No. Sy	yntax	Enable Bit	Size	Cycles	Pipeline
[7] <b>X</b> (	OR k16 << #SHFT, [ACx,] ACy	No	4	1	Х

### **Opcode**

**Operands** ACx, ACy, k16, SHFT

**Description** This instruction performs a bitwise exclusive-OR (XOR) operation between an accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by the 4-bit value, SHFT:

 $ACy = ACx ^ (k16 <<< \#SHFT)$ 

☐ The shift and XOR operations are performed in one cycle in the D-unit shifter.

0111 0100 kkkk kkkk kkkk kkkk SSDD SHFT

- ☐ Input operands are zero extended to 40 bits.
- The input operand (k16) is shifted by a 4-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

#### **Example**

Syntax	Description
XOR #FFFFh << #15, AC1, AC0	The content of AC1 is XORed with the unsigned 16-bit value (FFFFh)
	logically shifted left by 15 bits and the result is stored in AC0.

#### Bitwise Exclusive OR (XOR)

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	XOR k16, Smem	No	4	1	X

Opcode | 1111 0110 | AAAA AAAI | kkkk kkkk kkkk kkkk

Operands k16, Smem

**Description** This instruction performs a bitwise exclusive-OR (XOR) operation between a

memory (Smem) location and a 16-bit unsigned constant, k16:

 $Smem = Smem ^ k16$ 

☐ The operation is performed on 16 bits in the A-unit ALU.

☐ The result is stored in memory.

Status Bits Affected by none

Affects none

Repeat This instruction cannot be repeated when using the \*(#k23) absolute address-

ing mode to access the memory operand (Smem); when using other address-

ing modes, this instruction can be repeated.

#### Example

Syntax	Description		
XOR #FFFFh, *AR3	The content addressed by AR3 is XORed with the unsigned 16-bit value (FFFFh)		
	and the result is stored in the location addressed by AR3.		

## **Chapter 6**

# **Instruction Opcodes in Sequential Order**

This chapter provides the opcode in sequential order for each TMS320C55x<sup>™</sup> DSP instruction syntax.

Topic	Page
6.1	Instruction Set Opcodes 6-2
6.2	Instruction Set Opcode Symbols and Abbreviations 6-15

#### 6.1 Instruction Set Opcodes

Table 6–1 lists the opcodes of the instruction set. See Table 6–2 (page 6-15) for a list of the symbols and abbreviations used in the instruction set opcode. See Table 1–1 (page 1-2) and Table 1–2 (page 1-6) for a list of the terms, symbols, and abbreviations used in the mnemonic syntax.

Table 6-1. Instruction Set Opcodes

Opcode	Mnemonic syntax
0000000E xCCCCCCC kkkkkkkk	RPTCC k8, cond
0000001E xCCCCCCC xxxxxxxx	RETCC cond
0000010E xCCCCCCC LLLLLLLL	BCC L8, cond
0000011E LLLLLLL LLLLLLL	B L16
0000100E LLLLLLL LLLLLLL	CALL L16
0000110E kkkkkkkk kkkkkkk	RPT k16
0000111E 11111111 11111111	RPTB pmad
0001000E DDSS0000 xxSHIFTW	AND ACx << #SHIFTW[, ACy]
0001000E DDSS0001 xxSHIFTW	OR ACx << #SHIFTW[, ACy]
0001000E DDSS0010 xxSHIFTW	XOR ACx << #SHIFTW[, ACy]
0001000E DDSS0011 xxSHIFTW	ADD ACx << #SHIFTW, ACy
0001000E DDSS0100 xxSHIFTW	SUB ACx << #SHIFTW, ACy
0001000E DDSS0101 xxSHIFTW	SFTS ACx, #SHIFTW[, ACy]
0001000E DDSS0110 xxSHIFTW	SFTSC ACx, #SHIFTW[, ACy]
0001000E DDSS0111 xxSHIFTW	SFTL ACx, #SHIFTW[, ACy]
0001000E xxSS1000 xxddxxxx	EXP ACx, Tx
0001000E DDSS1001 xxddxxxx	MANT ACx, ACy :: NEXP ACx, Tx
0001000E xxSS1010 SSddxxxt	BCNT ACx, ACy,TCx, Tx
0001000E DDSS1100 SSDDnnnn	MAXDIFF ACx, ACy, ACz, ACw
0001000E DDSS1101 SSDDxxxr	DMAXDIFF ACx, ACy, ACz, ACw, TRNx
0001000E DDSS1110 SSDDxxxx	MINDIFF ACx, ACy, ACz, ACw
0001000E DDSS1111 SSDDxxxr	DMINDIFF ACx, ACy, ACz, ACw, TRNx
0001001E FSSScc00 FDDDxuxt	CMP[U] src RELOP dst, TCx
0001001E FSSScc01 FDDDOutt	CMPAND[U] src RELOP dst, TCy, TCx
0001001E FSSScc01 FDDD1utt	CMPAND[U] src RELOP dst, !TCy, TCx
0001001E FSSScc10 FDDD0utt	CMPOR[U] src RELOP dst, TCy, TCx
0001001E FSSScc10 FDDD1utt	CMPOR[U] src RELOP dst, !TCy, TCx

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0001001E FSSSxx11 FDDD0xvv	ROL BitOut, src, BitIn, dst
0001001E FSSSxx11 FDDD1xvv	ROR BitIn, src, BitOut, dst
0001010E FSSSxxxx FDDD0000	AADD TAx, TAy
0001010E FSSSxxxx FDDD0001	AMOV TAx, TAy
0001010E FSSSxxxx FDDD0010	ASUB TAx, TAy
0001010E PPPPPPPP FDDD0100	AADD P8, TAx
0001010E PPPPPPPP FDDD0101	AMOV P8, TAx
0001010E PPPPPPPP FDDD0110	ASUB P8, TAx
0001010E FSSSxxxx FDDD1000	AADD TAx, TAy
0001010E FSSSxxxx FDDD1001	AMOV TAx, TAy
0001010E FSSSxxxx FDDD1010	ASUB TAx, TAy
0001010E PPPPPPPP FDDD1100	AADD P8, TAx
0001010E PPPPPPPP FDDD1101	AMOV P8, TAx
0001010E PPPPPPPP FDDD1110	ASUB P8, TAx
0001011E xxxxxkkk kkkk0000	MOV k7, DPH
0001011E xxxkkkkk kkkk0011	MOV k9, PDP
0001011E kkkkkkkk kkkk0100	MOV k12, BK03
0001011E kkkkkkkk kkkk0101	MOV k12, BK47
0001011E kkkkkkkk kkkk0110	MOV k12, BKC
0001011E kkkkkkkk kkkk1000	MOV k12, CSR
0001011E kkkkkkkk kkkk1001	MOV k12, BRC0
0001011E kkkkkkkk kkkk1010	MOV k12, BRC1
0001100E kkkkkkkk FDDDFSSS	AND k8, src, dst
0001101E kkkkkkkk FDDDFSSS	OR k8, src, dst
0001110E kkkkkkkk FDDDFSSS	XOR k8, src, dst
0001111E KKKKKKKK SSDDxx0%	MPYK[R] K8, [ACx,] ACy
0001111E KKKKKKKK SSDDss1%	MACK[R] Tx, K8, [ACx,] ACy
0010000E	NOP
0010001E FSSSFDDD	MOV src, dst
0010010E FSSSFDDD	ADD [src,] dst
0010011E FSSSFDDD	SUB [src,] dst
0010100E FSSSFDDD	AND src, dst
0010101E FSSSFDDD	OR src, dst

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0010110E FSSSFDDD	XOR src, dst
0010111E FSSSFDDD	MAX [src,] dst
0011000E FSSSFDDD	MIN [src,] dst
0011001E FSSSFDDD	ABS [src,] dst
0011010E FSSSFDDD	NEG [src,] dst
0011011E FSSSFDDD	NOT [src,] dst
0011100E FSSSFDDD (Note: FSSS = src1, FDDD = src2)	PSH src1, src2
0011101E FSSSFDDD (Note: FSSS = dst1, FDDD = dst2)	POP dst1, dst2
0011110E kkkkFDDD	MOV k4, dst
0011111E kkkkFDDD	MOV -k4, dst
0100000E kkkkFDDD	ADD k4, dst
0100001E kkkkFDDD	SUB k4, dst
0100010E 00SSFDDD	MOV HI(ACx), TAx
0100010E 01x0FDDD	SFTS dst, #-1
0100010E 01x1FDDD	SFTS dst, #1
0100010E 1000FDDD	MOV SP, TAX
0100010E 1001FDDD	MOV SSP, TAx
0100010E 1010FDDD	MOV CDP, TAx
0100010E 1100FDDD	MOV BRC0, TAx
0100010E 1101FDDD	MOV BRC1, TAx
0100010E 1110FDDD	MOV RPTC, TAx
0100011E kkkk0000	BCLR k4, ST0_55
0100011E kkkk0001	BSET k4, ST0_55
0100011E kkkk0010	BCLR k4, ST1_55
0100011E kkkk0011	BSET k4, ST1_55
0100011E kkkk0100	BCLR k4, ST2_55
0100011E kkkk0101	BSET k4, ST2_55
0100011E kkkk0110	BCLR k4, ST3_55
0100011E kkkk0111	BSET k4, ST3_55
0100100E xxxxx000	RPT CSR
0100100E FSSSx001	RPTADD CSR, TAx

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0100100E kkkkx010	RPTADD CSR, k4
0100100E kkkkx011	RPTSUB CSR, k4
0100100E xxxxx100	RET
0100100E xxxxx101	RETI
0100101E OLLLLLL	B L7
0100101E 11111111	RPTBLOCAL pmad
0100110E kkkkkkkk	RPT k8
0100111E KKKKKKKK	AADD K8,SP
0101000E FDDDx000	SFTL dst, #1
0101000E FDDDx001	SFTL dst, #–1
0101000E FDDDx010	POP dst
0101000E xxDDx011	POP dbl(ACx)
0101000E FSSSx110	PSH src
0101000E xxSSx111	PSH dbl(ACx)
0101000E XDDD0100	POPBOTH xdst
0101000E XSSS0101	PSHBOTH xsrc
0101001E FSSS00DD	MOV TAx, HI(ACx)
0101001E FSSS1000	MOV TAx, SP
0101001E FSSS1001	MOV TAx, SSP
0101001E FSSS1010	MOV TAx, CDP
0101001E FSSS1100	MOV TAx, CSR
0101001E FSSS1101	MOV TAx, BRC1
0101001E FSSS1110	MOV TAx, BRC0
0101010E DDSS000%	ADD[R]V [ACx,] ACy
0101010E DDSS001%	SQA[R] [ACx,] ACy
0101010E DDSS010%	SQS[R] [ACx,] ACy
0101010E DDSS011%	MPY[R] [ACx,] ACy
0101010E DDSS100%	SQR[R] [ACx,] ACy
0101010E DDSS101%	ROUND [ACx,] ACy
0101010E DDSS110%	SAT[R] [ACx,] ACy
0101011E DDSSss0%	MAC[R] ACx, Tx, ACy[, ACy]
0101011E DDSSss1%	MAS[R] Tx, [ACx,] ACy
0101100E DDSSss0%	MPY[R] Tx, [ACx,] ACy

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0101100E DDSSss1%	MAC[R] ACy, Tx, ACx, ACy
0101101E DDSSss00	ADD ACx << Tx, ACy
0101101E DDSSss01	SUB ACx << Tx, ACy
0101101E DDxxxx1t	SFTCC ACx, TCx
0101110E DDSSss00	SFTL ACx, Tx[, ACy]
0101110E DDSSss01	SFTS ACx, Tx[, ACy]
0101110E DDSSss10	SFTSC ACx, Tx[, ACy]
0101111E 00kkkkkk	SWAP()
01100111 lcccccc	BCC I4, cond
01101000 xCCCCCCC PPPPPPPP PPPPPPPPPPPPPPPPPP	BCC P24, cond
01101001 xCCCCCCC PPPPPPPP PPPPPPPPPPPPPPPPPPPP	CALLCC P24, cond
01101010 PPPPPPPP PPPPPPPP PPPPPPPP	B P24
01101100 PPPPPPPP PPPPPPPP PPPPPPPP	CALL P24
01101101 xCCCCCCC LLLLLLLL LLLLLLLL	BCC L16, cond
01101110 xCCCCCCC LLLLLLLL LLLLLLLL	CALLCC L16, cond
01101111 FSSSccxu KKKKKKK LLLLLLLL	BCC[U] L8, src RELOP K8
01110000 KKKKKKKK KKKKKKKK SSDDSHFT	ADD K16 << #SHFT, [ACx,] ACy
01110001 KKKKKKKK KKKKKKKK SSDDSHFT	SUB K16 << #SHFT, [ACx,] ACy
01110010 kkkkkkkk kkkkkkkk SSDDSHFT	AND k16 << #SHFT, [ACx,] ACy
01110011 kkkkkkkk kkkkkkkk SSDDSHFT	OR k16 << #SHFT, [ACx,] ACy
01110100 kkkkkkkk kkkkkkk SSDDSHFT	XOR k16 << #SHFT, [ACx,] ACy
01110101 KKKKKKKK KKKKKKKK xxDDSHFT	MOV K16 << #SHFT, ACx
01110110 kkkkkkkk kkkkkkk FDDD00SS	BFXTR k16, ACx, dst
01110110 kkkkkkkk kkkkkkk FDDD01SS	BFXPA k16, ACx, dst
01110110 KKKKKKKK KKKKKKKK FDDD10xx	MOV K16, dst
01110111 DDDDDDDD DDDDDDDD FDDDxxxx	AMOV D16, TAX
01111000 kkkkkkkk kkkkkkk xxx0000x	MOV k16, DP
01111000 kkkkkkkk kkkkkkk xxx0001x	MOV k16, SSP
01111000 kkkkkkkk kkkkkkk xxx0010x	MOV k16, CDP
01111000 kkkkkkkk kkkkkkk xxx0011x	MOV k16, BSA01
01111000 kkkkkkkk kkkkkkk xxx0100x	MOV k16, BSA23

Table 6–1. Instruction Set Opcodes (Continued)

Opcode		Mnemonic syntax
01111000 kkkkkkkk kkkkk	kkk xxx0101x	MOV k16, BSA45
01111000 kkkkkkkk kkkkk	kkk xxx0110x	MOV k16, BSA67
01111000 kkkkkkkk kkkkk	kkk xxx0111x	MOV k16, BSAC
01111000 kkkkkkkk kkkkk	kkk xxx1000x	MOV k16, SP
01111001 KKKKKKKK KKKKK	KKK SSDDxx0%	MPYK[R] K16, [ACx,] ACy
01111001 KKKKKKKK KKKKK	KKK SSDDss1%	MACK[R] Tx, K16, [ACx,] ACy
01111010 KKKKKKKK KKKKK	KKK SSDD000x	ADD K16 << #16, [ACx,] ACy
01111010 KKKKKKKK KKKKK	KKK SSDD001x	SUB K16 << #16, [ACx,] ACy
01111010 kkkkkkkk kkkkk	kkk SSDD010x	AND k16 << #16, [ACx,] ACy
01111010 kkkkkkkk kkkkk	kkk SSDD011x	OR k16 << #16, [ACx,] ACy
01111010 kkkkkkkk kkkkk	kkk SSDD100x	XOR k16 << #16, [ACx,] ACy
01111010 KKKKKKKK KKKKK	KKK xxDD101x	MOV K16 << #16, ACx
01111010 xxxxxxxx xxxxx	xxx xxxx110x	IDLE
01111011 KKKKKKKK KKKKK	KKK FDDDFSSS	ADD K16, [src,] dst
01111100 KKKKKKKK KKKKK	KKK FDDDFSSS	SUB K16, [src,] dst
01111101 kkkkkkkk kkkkk	kkk FDDDFSSS	AND k16, src, dst
01111110 kkkkkkkk kkkkk	kkk FDDDFSSS	OR k16, src, dst
01111111 kkkkkkkk kkkkk	kkk FDDDFSSS	XOR k16, src, dst
10000000 XXXMMMYY YMMMO	0xx	MOV dbl(Xmem), dbl(Ymem)
10000000 XXXMMMYY YMMMO	1xx	MOV Xmem, Ymem
10000000 XXXMMMYY YMMM1	0SS	MOV ACx, Xmem, Ymem
10000001 XXXMMMYY YMMM0	0DD	ADD Xmem, Ymem, ACx
10000001 XXXMMMYY YMMM0	1DD	SUB Xmem, Ymem, ACx
10000001 XXXMMMYY YMMM1	0DD	MOV Xmem, Ymem, ACx
10000010 XXXMMMYY YMMMO	0mm uuDDDDg%	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000010 XXXMMMYY YMMMO	1mm uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000010 XXXMMMYY YMMM1	0mm uuDDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000010 XXXMMMYY YMMM1	1mm uuxxDDg%	AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx
10000011 XXXMMMYY YMMMO	0mm uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy

Table 6-1. Instruction Set Opcodes (Continued)

	Ор	code		Mnemonic syntax
10000011	XXXMMMYY	YMMM01mm	uuDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000011	XXXMMMYY	YMMM10mm	uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000011	XXXMMMYY	YMMM11mm	uuxxDDg%	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx
10000100	XXXMMMYY	YMMM00mm	uuDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16
10000100	XXXMMMYY	YMMM01mm	uuxxDDg%	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16
10000100	XXXMMMYY	YMMM10mm	uuDDDDg%	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16
10000100	XXXMMMYY	YMMM11mm	uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16
10000101	XXXMMMYY	YMMM00mm	uuxxDDg%	AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx
10000101	XXXMMMYY	YMMM01mm	uuDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000101	XXXMMMYY	YMMM10mm	xxxxxxx	AMAR Xmem, Ymem, Cmem
10000101	XXXMMMYY	YMMM11mm	DDx0DDU%	FIRSADD Xmem, Ymem, Cmem, ACx, ACy
10000101	XXXMMMYY	YMMM11mm	DDx1DDU%	FIRSSUB Xmem, Ymem, Cmem, ACx, ACy
10000110	XXXMMMYY	YMMMxxDD	000guuU%	MPYM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx
10000110	XXXMMMYY	YMMMSSDD	001guuU%	MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy
10000110	XXXMMMYY	YMMMSSDD	010guuU%	MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]
10000110	XXXMMMYY	YMMMSSDD	011guuU%	MASM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy
10000110	XXXMMMYY	YMMMDDDD	100xssU%	MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy
10000110	XXXMMMYY	YMMMDDDD	101xssU%	MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy
10000110	XXXMMMYY	YMMMDDDD	110xxxx%	LMS Xmem, Ymem, ACx, ACy
10000110	XXXMMMYY	YMMMDDDD	1110xxn%	SQDST Xmem, Ymem, ACx, ACy
10000110	XXXMMMYY	YMMMDDDD	1111xxn%	ABDST Xmem, Ymem, ACx, ACy
10000111	XXXMMMYY	YMMMSSDD	000xssU%	MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem

Table 6-1. Instruction Set Opcodes (Continued)

	Ор	code		Mnemonic syntax
10000111	XXXMMMYY	YMMMSSDD	001xssU%	MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	010xssU%	MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	100xxxxx	ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	101xxxxx	SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	110xxxxx	MOV Xmem << #16, ACy :: MOV HI(ACx << T2), Ymem
10010000	XSSSXDDD			MOV xsrc, xdst
10010001	xxxxxxSS			B ACx
10010010	xxxxxxSS			CALL ACx
10010100	xxxxxxx			RESET
10010101	0xxkkkkk			INTR k5
10010101	1xxkkkkk			TRAP k5
10010110	0CCCCCC			XCC [label, ]cond
10010110	1CCCCCCC			XCCPART [label, ]cond
10011000				mmap
10011001				port(Smem)
10011010				port(Smem)
10011100				<instruction>.LR</instruction>
10011101				<instruction>.CR</instruction>
10011110	0CCCCCC			XCC [label, ]cond
10011110	1CCCCCCC			XCCPART [label, ]cond
10011111	0CCCCCC			XCC [label, ]cond
10011111	1CCCCCCC			XCCPART [label, ]cond
1010FDDD	AAAAAAI			MOV Smem, dst
101100DD	AAAAAAI			MOV Smem << #16, ACx
10110100	AAAAAAI			AMAR Smem
10110101	AAAAAAI			PSH Smem
10110110	AAAAAAI			DELAY Smem
10110111	AAAAAAI			PSH dbl(Lmem)
10111000	AAAAAAI			POP dbl(Lmem)

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
10111011 AAAAAAI	POP Smem
101111SS AAAAAAAI	MOV HI(ACx), Smem
1100FSSS AAAAAAAI	MOV src, Smem
11010000 AAAAAAAI U%DDxxmm	MACM[R]Z [T3 = ]Smem, Cmem, ACx
11010001 AAAAAAAI U%DD00mm	MPYM[R] [T3 = ]Smem, Cmem, ACx
11010001 AAAAAAAI U%DD01mm	MACM[R] [T3 = ]Smem, Cmem, ACx
11010001 AAAAAAAI U%DD10mm	MASM[R] [T3 = ]Smem, Cmem, ACx
11010010 AAAAAAAI U%DD00SS	MACM[R] [T3 = ]Smem, [ACx,] ACy
11010010 AAAAAAAI U%DD01SS	MASM[R] [T3 = ]Smem, [ACx,] ACy
11010010 AAAAAAAI U%DD10SS	SQAM[R] [T3 = ]Smem, [ACx,] ACy
11010010 AAAAAAAI U%DD11SS	SQSM[R] [T3 = ]Smem, [ACx,] ACy
11010011 AAAAAAAI U%DD00SS	MPYM[R] [T3 = ]Smem, [ACx,] ACy
11010011 AAAAAAAI U%DD10xx	SQRM[R] [T3 = ]Smem, ACx
11010011 AAAAAAAI U%DDulss	MPYM[R][U] [T3 = ]Smem, Tx, ACx
11010100 AAAAAAAI U%DDssSS	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy
11010101 AAAAAAAI U%DDssSS	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy
11010110 AAAAAAAI FDDDFSSS	ADD Smem, [src,] dst
11010111 AAAAAAAI FDDDFSSS	SUB Smem, [src,] dst
11011000 AAAAAAAI FDDDFSSS	SUB src, Smem, dst
11011001 AAAAAAAI FDDDFSSS	AND Smem, src, dst
11011010 AAAAAAAI FDDDFSSS	OR Smem, src, dst
11011011 AAAAAAAI FDDDFSSS	XOR Smem, src, dst
11011100 AAAAAAAI kkkkxx00	BTST k4, Smem, TC1
11011100 AAAAAAAI kkkkxx01	BTST k4, Smem, TC2
11011100 AAAAAAAI 0000xx10	MOV Smem, DP
11011100 AAAAAAAI 0001xx10	MOV Smem, CDP
11011100 AAAAAAAI 0010xx10	MOV Smem, BSA01
11011100 AAAAAAAI 0011xx10	MOV Smem, BSA23
11011100 AAAAAAAI 0100xx10	MOV Smem, BSA45
11011100 AAAAAAAI 0101xx10	MOV Smem, BSA67
11011100 AAAAAAAI 0110xx10	MOV Smem, BSAC
11011100 AAAAAAAI 0111xx10	MOV Smem, SP
11011100 AAAAAAAI 1000xx10	MOV Smem, SSP

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11011100 AAAAAAAI 1001xx10	MOV Smem, BK03
11011100 AAAAAAAI 1010xx10	MOV Smem, BK47
11011100 AAAAAAAI 1011xx10	MOV Smem, BKC
11011100 AAAAAAAI 1100xx10	MOV Smem, DPH
11011100 AAAAAAAI 11111xx10	MOV Smem, PDP
11011100 AAAAAAAI x000xx11	MOV Smem, CSR
11011100 AAAAAAAI x001xx11	MOV Smem, BRC0
11011100 AAAAAAAI x010xx11	MOV Smem, BRC1
11011100 AAAAAAAI x011xx11	MOV Smem, TRN0
11011100 AAAAAAAI x100xx11	MOV Smem, TRN1
11011101 AAAAAAAI SSDDss00	ADD Smem << Tx, [ACx,] ACy
11011101 AAAAAAAI SSDDss01	SUB Smem << Tx, [ACx,] ACy
11011101 AAAAAAAI SSDDss10	ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy
11011101 AAAAAAAI x%DDss11	MOV [rnd(]Smem << Tx[)], ACx
11011110 AAAAAAAI SSDD0000	ADDSUBCC Smem, ACx, TC1, ACy
11011110 AAAAAAAI SSDD0001	ADDSUBCC Smem, ACx, TC2, ACy
11011110 AAAAAAAI SSDD0010	ADDSUBCC Smem, ACx, TC1, TC2, ACy
11011110 AAAAAAAI SSDD0011	SUBC Smem, [ACx,] ACy
11011110 AAAAAAAI SSDD0100	ADD Smem << #16, [ACx,] ACy
11011110 AAAAAAAI SSDD0101	SUB Smem << #16, [ACx,] ACy
11011110 AAAAAAAI SSDD0110	SUB ACx, Smem << #16, ACy
11011110 AAAAAAAI ssDD1000	ADDSUB Tx, Smem, ACx
11011110 AAAAAAAI ssDD1001	SUBADD Tx, Smem, ACx
11011111 AAAAAAAI FDDD000u	MOV [uns(]high_byte(Smem)[)], dst
11011111 AAAAAAAI FDDD001u	MOV [uns(]low_byte(Smem)[)], dst
11011111 AAAAAAAI xxDD010u	MOV [uns(]Smem[)], ACx
11011111 AAAAAAAI SSDD100u	ADD [uns(]Smem[)], CARRY, [ACx,] ACy
11011111 AAAAAAAI SSDD101u	SUB [uns(]Smem[)], BORROW, [ACx,] ACy
11011111 AAAAAAAI SSDD110u	ADD [uns(]Smem[)], [ACx,] ACy
11011111 AAAAAAAI SSDD111u	SUB [uns(]Smem[)], [ACx,] ACy
11100000 AAAAAAAI FSSSxxxt	BTST src, Smem, TCx
11100001 AAAAAAAI DDSHIFTW	MOV low_byte(Smem) << #SHIFTW, ACx
11100010 AAAAAAAI DDSHIFTW	MOV high_byte(Smem) << #SHIFTW, ACx

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11100011 AAAAAAAI kkkk000x	BTSTSET k4, Smem, TC1
11100011 AAAAAAAI kkkk001x	BTSTSET k4, Smem, TC2
11100011 AAAAAAAI kkkk010x	BTSTCLR k4, Smem, TC1
11100011 AAAAAAAI kkkk011x	BTSTCLR k4, Smem, TC2
11100011 AAAAAAAI kkkk100x	BTSTNOT k4, Smem, TC1
11100011 AAAAAAAI kkkk101x	BTSTNOT k4, Smem, TC2
11100011 AAAAAAAI FSSS1100	BSET src, Smem
11100011 AAAAAAAI FSSS1101	BCLR src, Smem
11100011 AAAAAAAI FSSS111x	BNOT src, Smem
11100100 AAAAAAAI FSSSx0xx	PSH src,Smem
11100100 AAAAAAAI FDDDx1xx	POP dst, Smem
11100101 AAAAAAAI FSSS01x0	MOV src, high_byte(Smem)
11100101 AAAAAAAI FSSS01x1	MOV src, low_byte(Smem)
11100101 AAAAAAAI 000010xx	MOV DP, Smem
11100101 AAAAAAAI 000110xx	MOV CDP, Smem
11100101 AAAAAAAI 001010xx	MOV BSA01, Smem
11100101 AAAAAAAI 001110xx	MOV BSA23, Smem
11100101 AAAAAAAI 010010xx	MOV BSA45, Smem
11100101 AAAAAAAI 010110xx	MOV BSA67, Smem
11100101 AAAAAAAI 011010xx	MOV BSAC, Smem
11100101 AAAAAAAI 011110xx	MOV SP, Smem
11100101 AAAAAAAI 100010xx	MOV SSP, Smem
11100101 AAAAAAAI 100110xx	MOV BK03, Smem
11100101 AAAAAAAI 101010xx	MOV BK47, Smem
11100101 AAAAAAAI 1011110xx	MOV BKC, Smem
11100101 AAAAAAAI 110010xx	MOV DPH, Smem
11100101 AAAAAAAI 1111110xx	MOV PDP, Smem
11100101 AAAAAAAI x00011xx	MOV CSR, Smem
11100101 AAAAAAAI x00111xx	MOV BRC0, Smem
11100101 AAAAAAAI x01011xx	MOV BRC1, Smem
11100101 AAAAAAAI x01111xx	MOV TRN0, Smem
11100101 AAAAAAAI x10011xx	MOV TRN1, Smem
11100110 AAAAAAAI KKKKKKK	MOV K8, Smem

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11100111 AAAAAAAI SSss00xx	MOV ACx << Tx, Smem
11100111 AAAAAAAI SSss10x%	MOV [rnd(]HI(ACx << Tx)[)], Smem
11100111 AAAAAAAI SSss1lu%	MOV [uns() [rnd()]HI[(saturate](ACx << Tx)[)))], Smem
11101000 AAAAAAAI SSxxx0x%	MOV [rnd(]HI(ACx)[)], Smem
11101000 AAAAAAAI SSxxxlu%	MOV [uns(] [rnd(]HI[(saturate](ACx)[)))], Smem
11101001 AAAAAAAI SSSHIFTW	MOV ACx << #SHIFTW, Smem
11101010 AAAAAAAI SSSHIFTW	MOV HI(ACx << #SHIFTW), Smem
11101011 AAAAAAAI xxxx01xx	MOV RETA, dbl(Lmem)
11101011 AAAAAAAI xxSS10x0	MOV ACx, dbl(Lmem)
11101011 AAAAAAAI xxSS10u1	MOV [uns(]saturate(ACx)[)], dbl(Lmem)
11101011 AAAAAAAI FSSS1100	MOV pair(TAx), dbl(Lmem)
11101011 AAAAAAAI xxSS1101	MOV ACx >> #1, dual(Lmem)
11101011 AAAAAAAI xxSS1110	MOV pair(HI(ACx)), dbl(Lmem)
11101011 AAAAAAAI xxSS1111	MOV pair(LO(ACx)), dbl(Lmem)
11101100 AAAAAAAI FSSS000x	BSET Baddr, src
11101100 AAAAAAAI FSSS001x	BCLR Baddr, src
11101100 AAAAAAAI FSSS010x	BTSTP Baddr, src
11101100 AAAAAAAI FSSS011x	BNOT Baddr, src
11101100 AAAAAAAI FSSS100t	BTST Baddr, src, TCx
11101100 AAAAAAAI XDDD1110	AMAR Smem, XAdst
11101101 AAAAAAAI SSDD000n	ADD dbl(Lmem), [ACx,] ACy
11101101 AAAAAAAI SSDD001n	SUB dbl(Lmem), [ACx,] ACy
11101101 AAAAAAAI SSDD010x	SUB ACx, dbl(Lmem), ACy
11101101 AAAAAAAI xxxx011x	MOV dbl(Lmem), RETA
11101101 AAAAAAAI xxDD100g	MOV[40] dbl(Lmem), ACx
11101101 AAAAAAAI xxDD101x	MOV dbl(Lmem), pair(HI(ACx))
11101101 AAAAAAAI xxDD110x	MOV dbl(Lmem), pair(LO(ACx))
11101101 AAAAAAAI FDDD1111x	MOV dbl(Lmem), pair(TAx)
11101101 AAAAAAAI XDDD11111	MOV dbl(Lmem), XAdst
11101101 AAAAAAAI XSSS0101	MOV XAsrc, dbl(Lmem)
11101110 AAAAAAAI SSDD000x	ADD dual(Lmem), [ACx,] ACy
11101110 AAAAAAAI SSDD001x	SUB dual(Lmem), [ACx,] ACy
11101110 AAAAAAAI SSDD010x	SUB ACx, dual(Lmem), ACy

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11101110 AAAAAAAI ssDD011x	SUB dual(Lmem), Tx, ACx
11101110 AAAAAAAI ssDD100x	ADD dual(Lmem), Tx, ACx
11101110 AAAAAAAI ssDD101x	SUB Tx, dual(Lmem), ACx
11101110 AAAAAAAI ssDD110x	ADDSUB Tx, dual(Lmem), ACx
11101110 AAAAAAAI ssDD111x	SUBADD Tx, dual(Lmem), ACx
11101111 AAAAAAAI xxxx00mm	MOV Cmem, Smem
11101111 AAAAAAAI xxxx01mm	MOV Smem, Cmem
11101111 AAAAAAAI xxxx10mm	MOV Cmem,dbl(Lmem)
11101111 AAAAAAAI xxxx11mm	MOV dbl(Lmem), Cmem
11110000 AAAAAAAI KKKKKKKK KKKKKKK	CMP Smem == K16, TC1
11110001 AAAAAAAI KKKKKKK KKKKKKK	CMP Smem == K16, TC2
11110010 AAAAAAAI kkkkkkk kkkkkkk	BAND Smem, k16, TC1
11110011 AAAAAAAI kkkkkkk kkkkkkk	BAND Smem, k16, TC2
11110100 AAAAAAAI kkkkkkk kkkkkkk	AND k16, Smem
11110101 AAAAAAAI kkkkkkkk kkkkkkkk	OR k16, Smem
11110110 AAAAAAAI kkkkkkk kkkkkkk	XOR k16, Smem
11110111 AAAAAAAI KKKKKKK KKKKKKK	ADD K16, Smem
11111000 AAAAAAAI KKKKKKKK xxDDx0U%	MPYMK[R] [T3 = ]Smem, K8, ACx
11111000 AAAAAAAI KKKKKKK SSDDx1U%	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy
11111001 AAAAAAAI uxSHIFTW SSDD00xx	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy
11111001 AAAAAAAI uxSHIFTW SSDD01xx	SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy
11111001 AAAAAAAI uxSHIFTW xxDD10xx	MOV [uns(]Smem[)] << #SHIFTW, ACx
11111010 AAAAAAAI xxSHIFTW SSxxx0x%	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem
11111010 AAAAAAAI uxSHIFTW SSxxxlx%	MOV [uns() [rnd(]HI[(saturate](ACx << #SHIFTW)[)))], Smem
11111011 AAAAAAAI KKKKKKK KKKKKKK	MOV K16, Smem
11111100 AAAAAAAI LLLLLLLL LLLLLLL	BCC L16, ARn_mod ! = #0

#### 6.2 Instruction Set Opcode Symbols and Abbreviations

Table 6–2 lists the symbols and abbreviations used in the instruction set opcode.

Table 6–2. Instruction Set Opcode Symbols and Abbreviations

Bit Field Name	Bit Field Value	Bit Field Description
%	0	Rounding is disabled
	1	Rounding is enabled
AAAA AAAI		Smem addressing mode:
	AAAA AAA0	@dma, direct memory address (dma) direct access
	AAAA AAA1	Smem indirect memory access:
	0001 0001	ABS16(#k16)
	0011 0001	*(#k23)
	0101 0001	port(#k16)
	0111 0001	*CDP
	1001 0001	*CDP+
	1011 0001	*CDP-
	1101 0001	*CDP(#K16)
	1111 0001	*+CDP(#K16)
	PPP0 0001	*ARn
	PPP0 0011	*ARn+
	PPP0 0101	*ARn-
	PPP0 0111	*(ARn + T0), when C54CM = 0 *(ARn + T0), when C54CM = 1
	PPP0 1001	*(ARn – T0), when C54CM = 0 *(ARn – T0), when C54CM = 1
	PPP0 1011	*ARn(T0), when C54CM = 0 *ARn(T0), when C54CM = 1
	PPP0 1101	*ARn(#K16)
	PPP0 1111	*+ARn(#K16)
	PPP1 0011	*(ARn + T1), when ARMS = 0 *ARn(short(#1)), when ARMS = 1
	PPP1 0101	*(ARn $-$ T1), when ARMS = 0 *ARn(short(#2)), when ARMS = 1

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Des	scription
	PPP1 0111	• • •	nen ARMS = 0 3)), when ARMS = 1
	PPP1 1001	*+ARn, when ARMS = 0 *ARn(short(#4)), when ARMS = 1	
	PPP1 1011	*–ARn, when *ARn(short(#	ARMS = 0 5)), when ARMS = 1
	PPP1 1101		), when ARMS = 0 6)), when ARMS = 1
	PPP1 1111		), when ARMS = 0 7)), when ARMS = 1
	PPP encodes	s an auxiliary re	gister (ARn) as for XXX and YYY.
CC		Relational op	erators (RELOP):
	00	== (	equal to)
	01	< (	less than)
	10	>= (	greater than or equal to)
	11	!= (1	not equal to)
CCC CCCC			eld (cond) on source accumulator, auxiliary, or temporary ; and CARRY:
	000 FSSS	src == 0	(source is equal to 0)
	001 FSSS	src != 0	(source is not equal to 0)
	010 FSSS	src < 0	(source is less than 0)
	011 FSSS	src <= 0	(source is less than or equal to 0)
	100 FSSS	src > 0	(source is greater than 0)
	101 FSSS	src >= 0	(source is greater than or equal to 0)
	110 00SS	overflow(AC)	(source accumulator overflow status bit (ACOVx) is tested against 1)
	110 0100	TC1	(status bit is tested against 1)
	110 0101	TC2	(status bit is tested against 1)
	110 0110	CARRY	(status bit is tested against 1)
	110 0111	Reserved	

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description	
	110 1000	TC1 & TC2	
	110 1001	TC1 & !TC2	
	110 1010	!TC1 & TC2	
	110 1011	!TC1 & !TC2	
	110 11xx	Reserved	
	111 00SS	!overflow(ACx) (source acc against 0)	umulator overflow status bit (ACOVx) is tested
	111 0100	!TC1 (status bit is	tested against 0)
	111 0101	!TC2 (status bit is	tested against 0)
	111 0110	!CARRY (status bit is	tested against 0)
	111 0111	Reserved	
	111 1000	TC1   TC2	
	111 1001	TC1   !TC2	
	111 1010	!TC1   TC2	
	111 1011	!TC1   !TC2	
	111 1100	TC1 ^ TC2	
	111 1101	TC1 ^ !TC2	
	111 1110	!TC1 ^ TC2	
	111 1111	!TC1 ^ !TC2	
dd		Destination temporary regis	ster (Tx, Ty):
	00	Temporary register 0 (T0)	
	01	Temporary register 1 (T1)	
	10	Temporary register 2 (T2)	
	11	Temporary register 3 (T3)	

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
DD		Destination accumulator register (ACw, ACx, ACy, ACz):
	00	Accumulator 0 (AC0)
	01	Accumulator 1 (AC1)
	10	Accumulator 2 (AC2)
	11	Accumulator 3 (AC3)
DDD D		Data address label coded on n bits (absolute address)
E	0	Parallel Enable bit is cleared to 0
	1	Parallel Enable bit is set to 1
FDDD FSSS		Destination or Source accumulator, auxiliary, or temporary register (dst, src, TAx, TAy):
	0000	Accumulator 0 (AC0)
	0001	Accumulator 1 (AC1)
	0010	Accumulator 2 (AC2)
	0011	Accumulator 3 (AC3)
	0100	Temporary register 0 (T0)
	0101	Temporary register 1 (T1)
	0110	Temporary register 2 (T2)
	0111	Temporary register 3 (T3)
	1000	Auxiliary register 0 (AR0)
	1001	Auxiliary register 1 (AR1)
	1010	Auxiliary register 2 (AR2)
	1011	Auxiliary register 3 (AR3)
	1100	Auxiliary register 4 (AR4)
	1101	Auxiliary register 5 (AR5)
	1110	Auxiliary register 6 (AR6)
	1111	Auxiliary register 7 (AR7)

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
g	0	40 keyword is not applied
	1	40 keyword is applied; M40 is locally set to 1
kk kkkk		Swap code for Swap Register Content instruction:
	00 0000	SWAP AC0, AC2
	00 0001	SWAP AC1, AC3
	00 0100	SWAP T0, T2
	00 0101	SWAP T1, T3
	00 1000	SWAP AR0, AR2
	00 1001	SWAP AR1, AR3
	00 1100	SWAP AR4, T0
	00 1101	SWAP AR5, T1
	00 1110	SWAP AR6, T2
	00 1111	SWAP AR7, T3
	01 0000	SWAPP AC0, AC2
	01 0001	Reserved
	01 0100	SWAPP T0, T2
	01 0101	Reserved
	01 1000	SWAPP AR0, AR2
	01 1001	Reserved
	01 1100	SWAPP AR4, T0
	01 1101	Reserved
	01 1110	SWAPP AR6, T2
	01 1111	Reserved
	10 1000	Reserved
	10 1100	SWAP4 AR4, T0
	11 1000	SWAP AR0, AR1
	11 1100	Reserved
	1x 0000	Reserved
	1x 0001	Reserved

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	1x 0100	Reserved
	1x 0101	Reserved
	1x 1001	Reserved
	1x 1101	Reserved
	1x 1110	Reserved
	1x 1111	Reserved
kkk k		Unsigned constant of n bits
KKK K		Signed constant of n bits
111 1		Program address label coded on n bits (unsigned offset relative to program counter register)
LLL L		Program address label coded on n bits (signed offset relative to program counter register)
mm		Coefficient addressing mode (Cmem):
	00	*CDP
	01	*CDP+
	10	*CDP-
	11	*(CDP + T0)
MMM		Modifier option for Xmem or Ymem addressing mode:
	000	*ARn
	001	*ARn+
	010	*ARn-
	011	*(ARn + T0), when C54CM = 0 *(ARn + AR0), when C54CM = 1
	100	*(ARn + T1)
	101	*(ARn – T0), when C54CM = 0 *(ARn – AR0), when C54CM = 1

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	110	*(ARn – T1)
	111	*ARn(T0), when C54CM = 0 *ARn(AR0), when C54CM = 1
n		Reserved bit
PPP P	)	Program or data address label coded on n bits (absolute address)
r	0	Select TRN0
	1	Select TRN1
SHFT		4-bit immediate shift value, 0 to 15
SHIFTW		6-bit immediate shift value, -32 to +31
SS		Source temporary register (Tx, Ty):
	00	Temporary register 0 (T0)
	01	Temporary register 1 (T1)
	10	Temporary register 2 (T2)
	11	Temporary register 3 (T3)
SS		Source accumulator register (ACw, ACx, ACy, ACz):
	00	Accumulator 0 (AC0)
	01	Accumulator 1 (AC1)
	10	Accumulator 2 (AC2)
	11	Accumulator 3 (AC3)
tt	00	Bit 0: destination TCy bit of Compare Register Content instruction
	01	Bit 1: source TCx bit of Compare Register Content instruction
	10	When value = 0: TC1 is selected
	11	When value = 1: TC2 is selected

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
u	0	U or uns keyword is not applied; operand is considered signed
	1	U or uns keyword is applied; operand is considered unsigned
U	0	No update of T3 with Smem or Xmem content
	1	T3 is updated with Smem or Xmem content
vv	00	Bit 0: shifted-out bit of Rotate instruction
	01	Bit 1: shifted-in bit of Rotate instruction
	10	When value = 0: CARRY is selected
	11	When value = 1: TC2 is selected
x		Reserved bit
XDDD XSSS		Destination or Source accumulator or extended register. All 23 bits of stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx).
	0000	Accumulator 0 (AC0)
	0001	Accumulator 1 (AC1)
	0010	Accumulator 2 (AC2)
	0011	Accumulator 3 (AC3)
	0100	Stack pointer (XSP)
	0101	System stack pointer (XSSP)
	0110	Data page pointer (XDP)
	0111	Coefficient data pointer (XCDP)
	1000	Auxiliary register 0 (XAR0)
	1001	Auxiliary register 1 (XAR1)
	1010	Auxiliary register 2 (XAR2)
	1011	Auxiliary register 3 (XAR3)
	1100	Auxiliary register 4 (XAR4)
	1101	Auxiliary register 5 (XAR5)
	1110	Auxiliary register 6 (XAR6)

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
Name	1111	Auxiliary register 7 (XAR7)
XXX YYY		Auxiliary register designation for Xmem or Ymem addressing mode:
	000	Auxiliary register 0 (AR0)
	001	Auxiliary register 1 (AR1)
	010	Auxiliary register 2 (AR2)
	011	Auxiliary register 3 (AR3)
	100	Auxiliary register 4 (AR4)
	101	Auxiliary register 5 (AR5)
	110	Auxiliary register 6 (AR6)
	111	Auxiliary register 7 (AR7)

# **Cross-Reference of Algebraic and Mnemonic Instruction Sets**

This chapter provides a cross-reference between the TMS320C55x<sup>™</sup> DSP mnemonic instruction set and the algebraic instruction set (Table 7–1). For more information on the algebraic instruction set, see *TMS320C55x DSP Algebraic Instruction Set Reference Guide*, SPRU375.

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets

Mnemonic Syntax	Algebraic Syntax
AADD: Modify Auxiliary or Temporary Register Content by Addition	Modify Auxiliary or Temporary Register Content by Addition
AADD TAx, TAy	mar(TAy + TAx)
AADD P8, TAx	mar(TAx + P8)
AADD: Modify Data Stack Pointer (SP)	Modify Data Stack Pointer
AADD K8, SP	SP = SP + K8
ABDST: Absolute Distance	Absolute Distance
ABDST Xmem, Ymem, ACx, ACy	abdst(Xmem, Ymem, ACx, ACy)
ABS: Absolute Value	Absolute Value
ABS [src,] dst	dst =  src
ADD: Addition	Addition
ADD [src,] dst	dst = dst + src
ADD k4, dst	dst = dst + k4
ADD K16, [src,] dst	dst = src + K16
ADD Smem, [src,] dst	dst = src + Smem
ADD ACx << Tx, ACy	ACy = ACy + (ACx << Tx)
ADD ACx << #SHIFTW, ACy	$ACy = ACy + (ACx \ll \#SHIFTW)$
ADD K16 << #16, [ACx,] ACy	ACy = ACx + (K16 << #16)
ADD K16 << #SHFT, [ACx,] ACy	$ACy = ACx + (K16 \ll \#SHFT)$
ADD Smem << Tx, [ACx,] ACy	ACy = ACx + (Smem << Tx)
ADD Smem << #16, [ACx,] ACy	ACy = ACx + (Smem << #16)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
ADD [uns(]Smem[)], CARRY, [ACx,] ACy	ACy = ACx + uns(Smem) + CARRY
ADD [uns(]Smem[)], [ACx,] ACy	ACy = ACx + uns(Smem)
ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	ACy = ACx + (uns(Smem) << #SHIFTW)
ADD dbl(Lmem), [ACx,] ACy	ACy = ACx + dbl(Lmem)
ADD Xmem, Ymem, ACx	ACx = (Xmem << #16) + (Ymem << #16)
ADD K16, Smem	Smem = Smem + K16
ADD: Dual 16-Bit Additions	Dual 16-Bit Additions
ADD dual(Lmem), [ACx,] ACy	HI(ACy) = HI(Lmem) + HI(ACx), LO(ACy) = LO(Lmem) + LO(ACx)
ADD dual(Lmem), Tx, ACx	HI(ACx) = HI(Lmem) + Tx, LO(ACx) = LO(Lmem) + Tx
ADD::MOV: Addition with Parallel Store Accumulator Content to Memory	Addition with Parallel Store Accumulator Content to Memory
ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	ACy = ACx + (Xmem << #16), Ymem = HI(ACy << T2)
ADDSUB: Dual 16-Bit Addition and Subtraction	Dual 16-Bit Addition and Subtraction
ADDSUB Tx, Smem, ACx	HI(ACx) = Smem + Tx, LO(ACx) = Smem - Tx
ADDSUB Tx, dual(Lmem), ACx	HI(ACx) = HI(Lmem) + Tx, LO(ACx) = LO(Lmem) - Tx
ADDSUBCC: Addition or Subtraction Conditionally	Addition or Subtraction Conditionally
ADDSUBCC Smem, ACx, TCx, ACy	ACy = adsc(Smem, ACx, TCx)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
ADDSUBCC: Addition, Subtraction, or Move Accumulator Content Conditionally	Addition, Subtraction, or Move Accumulator Content Conditionally
ADDSUBCC Smem, ACx, TC1, TC2, ACy	ACy = adsc(Smem, ACx, TC1, TC2)
ADDSUB2CC: Addition or Subtraction Conditionally with Shift	Addition or Subtraction Conditionally with Shift
ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy	ACy = ads2c(Smem, ACx, Tx, TC1, TC2)
ADDV: Addition with Absolute Value	Addition with Absolute Value
ADD[R]V [ACx,] ACy	ACy = rnd(ACy +  ACx )
AMAR: Modify Auxiliary Register Content	Modify Auxiliary Register Content
AMAR Smem	mar(Smem)
AMAR: Modify Extended Auxiliary Register Content	Modify Extended Auxiliary Register Content
AMAR Smem, XAdst	XAdst = mar(Smem)
AMAR: Parallel Modify Auxiliary Register Contents	Parallel Modify Auxiliary Register Contents
AMAR Xmem, Ymem, Cmem	mar(Xmem), mar(Ymem), mar(coef(Cmem))
AMAR::MAC: Modify Auxiliary Register Content with Parallel Multiply and Accumulate	Modify Auxiliary Register Content with Parallel Multiply and Accumulate
AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	mar(Xmem), ACx = M40(rnd(ACx + (uns(Ymem) * uns(coef(Cmem)))))
AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	mar(Xmem), ACx = M40(rnd((ACx >> #16) + (uns(Ymem) * uns(coef(Cmem)))))

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
AMAR::MAS: Modify Auxiliary Register Content with Parallel Multiply and Subtract	Modify Auxiliary Register Content with Parallel Multiply and Subtract
AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	mar(Xmem), ACx = M40(rnd(ACx - (uns(Ymem) * uns(coef(Cmem)))))
AMAR::MPY: Modify Auxiliary Register Content with Parallel Multiply	Modify Auxiliary Register Content with Parallel Multiply
AMAR Xmem	mar(Xmem),
:: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	ACx = M40(rnd(uns(Ymem) * uns(coef(Cmem))))
AMOV: Load Extended Auxiliary Register with Immediate Value	Load Extended Auxiliary Register with Immediate Value
AMOV k23, XAdst	XAdst = k23
AMOV: Modify Auxiliary or Temporary Register Content	Modify Auxiliary or Temporary Register Content
AMOV TAx, TAy	mar(TAy = TAx)
AMOV P8, TAx	mar(TAx = P8)
AMOV D16, TAx	mar(TAx = D16)
AND: Bitwise AND	Bitwise AND
AND src, dst	dst = dst & src
AND k8,src, dst	dst = src & k8
AND k16, src, dst	dst = src & k16
AND Smem, src, dst	dst = src & Smem
AND ACx << #SHIFTW[, ACy]	ACy = ACy & (ACx <<< #SHIFTW)
AND k16 << #16, [ACx,] ACy	ACy = ACx & (k16 <<< #16)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
AND k16 << #SHFT, [ACx,] ACy	ACy = ACx & (k16 <<< #SHFT)
AND k16, Smem	Smem = Smem & k16
ASUB: Modify Auxiliary or Temporary Register Content by Subtraction	Modify Auxiliary or Temporary Register Content by Subtraction
ASUB TAx, TAy	mar(TAy - TAx)
ASUB P8, TAx	mar(TAx – P8)
B: Branch Unconditionally	Branch Unconditionally
B ACx	goto ACx
B L7	goto L7
B L16	goto L16
B P24	goto P24
BAND: Bitwise AND Memory with Immediate Value and Compare to Zero	Bitwise AND Memory with Immediate Value and Compare to Zero
BAND Smem, k16, TCx	TCx = Smem & k16
BCC: Branch Conditionally	Branch Conditionally
BCC I4, cond	if (cond) goto I4
BCC L8, cond	if (cond) goto L8
BCC L16, cond	if (cond) goto L16
BCC P24, cond	if (cond) goto P24
BCC: Branch on Auxiliary Register Not Zero	Branch on Auxiliary Register Not Zero
BCC L16, ARn_mod != #0	if (ARn_mod != #0) goto L16

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
BCC: Compare and Branch	Compare and Branch
BCC[U] L8, src RELOP K8	compare (uns(src RELOP K8)) goto L8
BCLR: Clear Accumulator, Auxiliary, or Temporary Register Bit	Clear Accumulator, Auxiliary, or Temporary Register Bit
BCLR Baddr, src	bit(src, Baddr) = #0
BCLR: Clear Memory Bit	Clear Memory Bit
BCLR src, Smem	bit(Smem, src) = #0
BCLR: Clear Status Register Bit	Clear Status Register Bit
BCLR k4, STx_55	bit(STx, k4) = #0
BCLR f-name	
BCNT: Count Accumulator Bits	Count Accumulator Bits
BCNT ACx, ACy, TCx, Tx	Tx = count(ACx, ACy, TCx)
BFXPA: Expand Accumulator Bit Field	Expand Accumulator Bit Field
BFXPA k16, ACx, dst	dst = field_expand(ACx, k16)
BFXTR: Extract Accumulator Bit Field	Extract Accumulator Bit Field
BFXTR k16, ACx, dst	dst = field_extract(ACx, k16)
BNOT: Complement Accumulator, Auxiliary, or Temporary Register Bit	Complement Accumulator, Auxiliary, or Temporary Register Bi
BNOT Baddr, src	cbit(src, Baddr)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
BNOT: Complement Memory Bit	Complement Memory Bit
BNOT src, Smem	cbit(Smem, src)
BSET: Set Accumulator, Auxiliary, or Temporary Register Bit	Set Accumulator, Auxiliary, or Temporary Register Bit
BSET Baddr, src	bit(src, Baddr) = #1
BSET: Set Memory Bit	Set Memory Bit
BSET src, Smem	bit(Smem, src) = #1
BSET: Set Status Register Bit	Set Status Register Bit
BSET k4, STx_55	bit(STx, k4) = #1
BSET f-name	
BTST: Test Accumulator, Auxiliary, or Temporary Register Bit	Test Accumulator, Auxiliary, or Temporary Register Bit
BTST Baddr, src, TCx	TCx = bit(src, Baddr)
BTST: Test Memory Bit	Test Memory Bit
BTST src, Smem, TCx	TCx = bit(Smem, src)
BTST k4, Smem, TCx	TCx = bit(Smem, k4)
BTSTCLR: Test and Clear Memory Bit	Test and Clear Memory Bit
BTSTCLR k4, Smem, TCx	TCx = bit(Smem, k4), bit(Smem, k4) = #0

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
BTSTNOT: Test and Complement Memory Bit	Test and Complement Memory Bit
BTSTNOT k4, Smem, TCx	TCx = bit(Smem, k4), cbit(Smem, k4)
BTSTP: Test Accumulator, Auxiliary, or Temporary Register Bit Pair	Test Accumulator, Auxiliary, or Temporary Register Bit Pair
BTSTP Baddr, src	bit(src, pair(Baddr))
BTSTSET: Test and Set Memory Bit	Test and Set Memory Bit
BTSTSET k4, Smem, TCx	TCx = bit(Smem, k4), bit(Smem, k4) = #1
CALL: Call Unconditionally	Call Unconditionally
CALL ACx	call ACx
CALL L16	call L16
CALL P24	call P24
CALLCC: Call Conditionally	Call Conditionally
CALLCC L16, cond	if (cond) call L16
CALLCC P24, cond	if (cond) call P24
CMP: Compare Memory with Immediate Value	Compare Memory with Immediate Value
CMP Smem == K16, TCx	TCx = (Smem == K16)
CMP: Compare Accumulator, Auxiliary, or Temporary Register Content	Compare Accumulator, Auxiliary, or Temporary Register Content
CMP[U] src RELOP dst, TCx	TCx = uns(src RELOP dst)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
CMPAND: Compare Accumulator, Auxiliary, or Temporary Register Content with AND	Compare Accumulator, Auxiliary, or Temporary Register Content with AND
CMPAND[U] src RELOP dst, TCy, TCx	TCx = TCy & uns(src RELOP dst)
CMPAND[U] src RELOP dst, !TCy, TCx	TCx = !TCy & uns(src RELOP dst)
CMPOR: Compare Accumulator, Auxiliary, or Temporary Register Content with OR	Compare Accumulator, Auxiliary, or Temporary Register Content with OR
CMPOR[U] src RELOP dst, TCy, TCx	TCx = TCy   uns(src RELOP dst)
CMPOR[U] src RELOP dst, !TCy, TCx	TCx = !TCy   uns(src RELOP dst)
.CR: Circular Addressing Qualifier	Circular Addressing Qualifier
<instruction>.CR</instruction>	circular()
DELAY: Memory Delay	Memory Delay
DELAY Smem	delay(Smem)
EXP: Compute Exponent of Accumulator Content	Compute Exponent of Accumulator Content
EXP ACx, Tx	Tx = exp(ACx)
FIRSADD: Finite Impulse Response Filter, Symmetrical	Finite Impulse Response Filter, Symmetrical
FIRSADD Xmem, Ymem, Cmem, ACx, ACy	firs(Xmem, Ymem, coef(Cmem), ACx, ACy)
FIRSSUB: Finite Impulse Response Filter, Antisymmetrical	Finite Impulse Response Filter, Antisymmetrical
FIRSSUB Xmem, Ymem, Cmem, ACx, ACy	firsn(Xmem, Ymem, coef(Cmem), ACx, ACy)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
IDLE	Idle
IDLE	idle
INTR: Software Interrupt	Software Interrupt
INTR k5	intr(k5)
LMS: Least Mean Square	Least Mean Square (LMS)
LMS Xmem, Ymem, ACx, ACy	Ims(Xmem, Ymem, ACx, ACy)
.LR: Linear Addressing Qualifier	Linear Addressing Qualifier
<instruction>.LR</instruction>	linear()
MAC: Multiply and Accumulate	Multiply and Accumulate (MAC)
MAC[R] ACx, Tx, ACy[, ACy]	ACy = rnd(ACy + (ACx * Tx))
MAC[R] ACy, Tx, ACx, ACy	ACy = rnd((ACy * Tx) + ACx)
MACK[R] Tx, K8, [ACx,] ACy	ACy = rnd(ACx + (Tx * K8))
MACK[R] Tx, K16, [ACx,] ACy	ACy = rnd(ACx + (Tx * K16))
MACM[R] [T3 = ]Smem, Cmem, ACx	ACx = rnd(ACx + (Smem * coef(Cmem)))[, T3 = Smem]
MACM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACy + (Smem * ACx))[, T3 = Smem]
MACM[R][T3 = ]Smem, Tx, [ACx,] ACy	$ACy = \frac{\text{rnd}(ACx + (Tx * Smem))[, T3 = Smem]}{\text{Model}}$
MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	$ACy = \frac{\text{rnd}(ACx + (Smem * K8))[, T3 = Smem]}{}$
MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	ACy = M40(rnd(ACx + (uns(Xmem) * uns(Ymem))))[, T3 = Xmem]
MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16 [, ACy]	ACy = M40(rnd((ACx >> #16) + (uns(Xmem) * uns(Ymem)))) [, T3 = Xmem]

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MACMZ: Multiply and Accumulate with Parallel Delay	Multiply and Accumulate with Parallel Delay
MACM[R]Z [T3 = ]Smem, Cmem, ACx	ACx = rnd(ACx + (Smem * coef(Cmem)))[, T3 = Smem], delay(Smem)
MAC::MAC: Parallel Multiply and Accumulates	Parallel Multiply and Accumulates
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd(ACx + (uns(Xmem) * uns(coef(Cmem))))), ACy = M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ ACx = \frac{M40(\text{rnd}((ACx >> #16) + (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M4(\text{rnd}(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy = \frac{M40(\text{rnd}(ACy + (uns(Cmem) * uns(coef(Cmem))))}{ACy = \frac{M40(\text{rnd}(ACy + (uns(Cmem) * uns(coef(Cmem) * uns(coef(Cmem))))}{ACy = \frac{M40(\text{rnd}(ACy + (uns(Cmem) * uns(coef(Cmem) * un$
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	$ ACx = \frac{M40(rnd((ACx >> #16) + (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd((ACy >> #16) + (uns(Ymem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd((ACy >> #16) + (uns(Cmem) * uns(coef(Cmem))))}{ACy =$
MAC::MPY: Multiply and Accumulate with Parallel Multiply	Multiply and Accumulate with Parallel Multiply
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd(ACx + (uns(Xmem) * uns(coef(Cmem))))), ACy = M40(rnd(uns(Ymem) * uns(coef(Cmem))))
MACM::MOV: Multiply and Accumulate with Parallel Load Accumulator from Memory	Multiply and Accumulate with Parallel Load Accumulator from Memory
MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	ACx = rnd(ACx + (Tx * Xmem)), ACy = Ymem << #16 [,T3 = Xmem]
MACM::MOV: Multiply and Accumulate with Parallel Store Accumulator Content to Memory	Multiply and Accumulate with Parallel Store Accumulator Content to Memory
MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	$ACy = \frac{\text{rnd}(ACy + (Tx * Xmem))}{\text{Ymem} = \text{HI}(ACx << T2) [,T3 = Xmem]}$

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MANT::NEXP: Compute Mantissa and Exponent of Accumulator Content	Compute Mantissa and Exponent of Accumulator Content
MANT ACx, ACy :: NEXP ACx, Tx	ACy = mant(ACx), Tx = -exp(ACx)
MAS: Multiply and Subtract	Multiply and Subtract
MAS[R] Tx, [ACx,] ACy	ACy = rnd(ACy - (ACx * Tx))
MASM[R] [T3 = ]Smem, Cmem, ACx	ACx = rnd(ACx - (Smem * coef(Cmem)))[, T3 = Smem]
MASM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACy - (Smem * ACx))[, T3 = Smem]
MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy	ACy = rnd(ACx - (Tx * Smem))[, T3 = Smem]
MASM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	ACy = M40(rnd(ACx - (uns(Xmem) * uns(Ymem))))[, T3 = Xmem]
MAS::MAC: Multiply and Subtract with Parallel Multiply and Accumulate	Multiply and Subtract with Parallel Multiply and Accumulate
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy + \frac{M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy + \frac{M40(rnd(ACy + (uns(Xmem) * uns(coef(Cmem))))}{ACy + \frac{M40(rnd(ACy + (uns(Cmem) * uns(coef(Cmem))))}{ACy + M40(rnd(ACy + ($
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	$ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy}, \\ ACy = \frac{M40(rnd((ACy >> #16) + (uns(Ymem) * uns(coef(Cmem)))))}{ACy} $
MAS::MAS: Parallel Multiply and Subtracts	Parallel Multiply and Subtracts
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy}, \\ ACy = \frac{M40(rnd(ACy - (uns(Ymem) * uns(coef(Cmem)))))}{ACy} $
MAS::MPY: Multiply and Subtract with Parallel Multiply	Multiply and Subtract with Parallel Multiply
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem))))), ACy = M40(rnd(uns(Ymem) * uns(coef(Cmem))))

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MASM::MOV: Multiply and Subtract with Parallel Load Accumulator from Memory	Multiply and Subtract with Parallel Load Accumulator from Memory
MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	$ACx = \frac{\text{rnd}(ACx - (Tx * Xmem))}{ACy},$ $ACy = \frac{\text{Ymem}}{\text{Ymem}}$
MASM::MOV: Multiply and Subtract with Parallel Store Accumulator Content to Memory	Multiply and Subtract with Parallel Store Accumulator Content to Memory
MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	$ACy = \frac{\text{rnd}(ACy - (Tx * Xmem))}{\text{Ymem}},$ $Ymem = HI(ACx << T2) [,T3 = Xmem]$
MAX: Compare Accumulator, Auxiliary, or Temporary Register Content Maximum	Compare Accumulator, Auxiliary, or Temporary Register Content Maximum
MAX [src,] dst	dst = max(src, dst)
MAXDIFF: Compare and Select Accumulator Content Maximum	Compare and Select Accumulator Content Maximum
MAXDIFF ACx, ACy, ACz, ACw	max_diff(ACx, ACy, ACz, ACw)
DMAXDIFF ACx, ACy, ACz, ACw, TRNx	max_diff_dbl(ACx, ACy, ACz, ACw, TRNx)
MIN: Compare Accumulator, Auxiliary, or Temporary Register Content Minimum	Compare Accumulator, Auxiliary, or Temporary Register Content Minimum
MIN [src,] dst	dst = min(src, dst)
MINDIFF: Compare and Select Accumulator Content Minimum	Compare and Select Accumulator Content Minimum
MINDIFF ACx, ACy, ACz, ACw	min_diff(ACx, ACy, ACz, ACw)
DMINDIFF ACx, ACy, ACz, ACw, TRNx	min_diff_dbl(ACx, ACy, ACz, ACw, TRNx)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
mmap: Memory-Mapped Register Access Qualifier	Memory-Mapped Register Access Qualifier
mmap	mmap()
MOV: Load Accumulator from Memory	Load Accumulator from Memory
MOV [rnd(]Smem << Tx[)], ACx	ACx = rnd(Smem << Tx)
MOV low_byte(Smem) << #SHIFTW, ACx	ACx = low_byte(Smem) << #SHIFTW
MOV high_byte(Smem) << #SHIFTW, ACx	ACx = high_byte(Smem) << #SHIFTW
MOV Smem << #16, ACx	ACx = Smem << #16
MOV [uns(]Smem[)], ACx	ACx = uns(Smem)
MOV [uns(]Smem[)] << #SHIFTW, ACx	ACx = uns(Smem) << #SHIFTW
MOV[40] dbl(Lmem), ACx	$ACx = \frac{M40(dbl(Lmem))}{}$
MOV Xmem, Ymem, ACx	LO(ACx) = Xmem, HI(ACx) = Ymem
MOV: Load Accumulator Pair from Memory	Load Accumulator Pair from Memory
MOV dbl(Lmem), pair(HI(ACx))	pair(HI(ACx)) = Lmem
MOV dbl(Lmem), pair(LO(ACx))	pair(LO(ACx)) = Lmem
MOV: Load Accumulator with Immediate Value	Load Accumulator with Immediate Value
MOV K16 << #16, ACx	ACx = K16 << #16
MOV K16 << #SHFT, ACx	ACx = K16 << #SHFT

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV: Load Accumulator, Auxiliary, or Temporary Register from Memory	Load Accumulator, Auxiliary, or Temporary Register from Memory
MOV Smem, dst	dst = Smem
MOV [uns(]high_byte(Smem)[)], dst	dst = uns(high_byte(Smem))
MOV [uns(]low_byte(Smem)[)], dst	dst = uns(low_byte(Smem))
MOV: Load Accumulator, Auxiliary, or Temporary Register with Immediate Value	Load Accumulator, Auxiliary, or Temporary Register with Immediate Value
MOV k4, dst	dst = k4
MOV -k4, dst	dst = -k4
MOV K16, dst	dst = K16
MOV: Load Auxiliary or Temporary Register Pair from Memory	Load Auxiliary or Temporary Register Pair from Memory
MOV dbl(Lmem), pair(TAx)	pair(TAx) = Lmem
MOV: Load CPU Register from Memory	Load CPU Register from Memory
MOV Smem, BK03	BK03 = Smem
MOV Smem, BK47	BK47 = Smem
MOV Smem, BKC	BKC = Smem
MOV Smem, BSA01	BSA01 = Smem
MOV Smem, BSA23	BSA23 = Smem
MOV Smem, BSA45	BSA45 = Smem
MOV Smem, BSA67	BSA67 = Smem
MOV Smem, BSAC	BSAC = Smem
MOV Smem, BRC0	BRC0 = Smem

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV Smem, BRC1	BRC1 = Smem
MOV Smem, CDP	CDP = Smem
MOV Smem, CSR	CSR = Smem
MOV Smem, DP	DP = Smem
MOV Smem, DPH	DPH = Smem
MOV Smem, PDP	PDP = Smem
MOV Smem, SP	SP = Smem
MOV Smem, SSP	SSP = Smem
MOV Smem, TRN0	TRN0 = Smem
MOV Smem, TRN1	TRN1 = Smem
MOV dbl(Lmem), RETA	RETA = dbl(Lmem)
MOV: Load CPU Register with Immediate Value	Load CPU Register with Immediate Value
MOV k12, BK03	BK03 = k12
MOV k12, BK47	BK47 = k12
MOV k12, BKC	BKC = k12
MOV k12, BRC0	BRC0 = k12
MOV k12, BRC1	BRC1 = k12
MOV k12, CSR	CSR = k12
MOV k7, DPH	DPH = k7
MOV k9, PDP	PDP = k9
MOV k16, BSA01	BSA01 = k16
MOV k16, BSA23	BSA23 = k16

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV k16, BSA45	BSA45 = k16
MOV k16, BSA67	BSA67 = k16
MOV k16, BSAC	BSAC = k16
MOV k16, CDP	CDP = k16
MOV k16, DP	DP = k16
MOV k16, SP	SP = k16
MOV k16, SSP	SSP = k16
MOV: Load Extended Auxiliary Register from Memory	Load Extended Auxiliary Register from Memory
MOV dbl(Lmem), XAdst	XAdst = dbl(Lmem)
MOV: Load Memory with Immediate Value	Load Memory with Immediate Value
MOV K8, Smem	Smem = K8
MOV K16, Smem	Smem = K16
MOV: Move Accumulator Content to Auxiliary or Temporary Register	Move Accumulator Content to Auxiliary or Temporary Register
MOV HI(ACx), TAx	TAx = HI(ACx)
MOV: Move Accumulator, Auxiliary, or Temporary Register Content	Move Accumulator, Auxiliary, or Temporary Register Content
MOV src, dst	dst = src
MOV: Move Auxiliary or Temporary Register Content to Accumulator	Move Auxiliary or Temporary Register Content to Accumulator
MOV TAx, HI(ACx)	HI(ACx) = TAx

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV: Move Auxiliary or Temporary Register Content to CPU Register	Move Auxiliary or Temporary Register Content to CPU Register
MOV TAx, BRC0	BRC0 = TAx
MOV TAx, BRC1	BRC1 = TAx
MOV TAx, CDP	CDP = TAx
MOV TAx, CSR	CSR = TAx
MOV TAx, SP	SP = TAx
MOV TAx, SSP	SSP = TAx
MOV: Move CPU Register Content to Auxiliary or Temporary Register	Move CPU Register Content to Auxiliary or Temporary Registe
MOV BRC0, TAx	TAx = BRC0
MOV BRC1, TAx	TAx = BRC1
MOV CDP, TAX	TAx = CDP
MOV RPTC, TAx	TAx = RPTC
MOV SP, TAx	TAx = SP
MOV SSP, TAX	TAx = SSP
MOV: Move Extended Auxiliary Register Content	Move Extended Auxiliary Register Content
MOV xsrc, xdst	xdst = xsrc
MOV: Move Memory to Memory	Move Memory to Memory
MOV Cmem, Smem	Smem = coef(Cmem)
MOV Smem, Cmem	coef(Cmem) = Smem
MOV Cmem, dbl(Lmem)	Lmem = dbl(coef(Cmem))

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV dbl(Lmem), Cmem	dbl(coef(Cmem)) = Lmem
MOV dbl(Xmem), dbl(Ymem)	dbl(Ymem) = dbl(Xmem)
MOV Xmem, Ymem	Ymem = Xmem
MOV: Store Accumulator Content to Memory	Store Accumulator Content to Memory
MOV HI(ACx), Smem	Smem = HI(ACx)
MOV [rnd(]HI(ACx)[)], Smem	Smem = HI(rnd(ACx))
MOV ACx << Tx, Smem	Smem = LO(ACx << Tx)
MOV [rnd(]HI(ACx << Tx)[)], Smem	Smem = HI(rnd(ACx << Tx))
MOV ACx << #SHIFTW, Smem	Smem = LO(ACx << #SHIFTW)
MOV HI(ACx << #SHIFTW), Smem	Smem = HI(ACx << #SHIFTW)
MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	Smem = HI(rnd(ACx << #SHIFTW))
MOV [uns(] [rnd(]HI[(saturate](ACx)[)))], Smem	Smem = HI(saturate(uns(rnd(ACx))))
MOV [uns(] [rnd(]HI[(saturate](ACx << Tx)[)))], Smem	Smem = HI(saturate(uns(rnd(ACx << Tx))))
MOV [uns(] [rnd(]HI[(saturate](ACx << #SHIFTW)[)))], Smem	Smem = HI(saturate(uns(rnd(ACx << #SHIFTW))))
MOV ACx, dbl(Lmem)	dbl(Lmem) = ACx
MOV [uns(]saturate(ACx)[)], dbl(Lmem)	dbl(Lmem) = saturate(uns(ACx))
MOV ACx >> #1, dual(Lmem)	HI(Lmem) = HI(ACx) >> #1, LO(Lmem) = LO(ACx) >> #1
MOV ACx, Xmem, Ymem	Xmem = LO(ACx), Ymem = HI(ACx)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV: Store Accumulator Pair Content to Memory	Store Accumulator Pair Content to Memory
MOV pair(HI(ACx)), dbl(Lmem)	Lmem = pair(HI(ACx))
MOV pair(LO(ACx)), dbl(Lmem)	Lmem = pair(LO(ACx))
MOV: Store Accumulator, Auxiliary, or Temporary Register Content to Memory	Store Accumulator, Auxiliary, or Temporary Register Content to Memory
MOV src, Smem	Smem = src
MOV src, high_byte(Smem)	high_byte(Smem) = src
MOV src, low_byte(Smem)	low_byte(Smem) = src
MOV: Store Auxiliary or Temporary Register Pair Content to Memory	Store Auxiliary or Temporary Register Pair Content to Memor
MOV pair(TAx), dbl(Lmem)	Lmem = pair(TAx)
MOV: Store CPU Register Content to Memory	Store CPU Register Content to Memory
MOV BK03, Smem	Smem = BK03
MOV BK47, Smem	Smem = BK47
MOV BKC, Smem	Smem = BKC
MOV BSA01, Smem	Smem = BSA01
MOV BSA23, Smem	Smem = BSA23
MOV BSA45, Smem	Smem = BSA45
MOV BSA67, Smem	Smem = BSA67
MOV BSAC, Smem	Smem = BSAC
MOV BRC0, Smem	Smem = BRC0
MOV BRC1, Smem	Smem = BRC1

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV CDP, Smem	Smem = CDP
MOV CSR, Smem	Smem = CSR
MOV DP, Smem	Smem = DP
MOV DPH, Smem	Smem = DPH
MOV PDP, Smem	Smem = PDP
MOV SP, Smem	Smem = SP
MOV SSP, Smem	Smem = SSP
MOV TRN0, Smem	Smem = TRN0
MOV TRN1, Smem	Smem = TRN1
MOV RETA, dbl(Lmem)	dbl(Lmem) = RETA
MOV: Store Extended Auxiliary Register Content to Memory	Store Extended Auxiliary Register Content to Memory
MOV XAsrc, dbl(Lmem)	dbl(Lmem) = XAsrc
MOV::MOV: Load Accumulator from Memory with Parallel Store Accumulator Content to Memory	Load Accumulator from Memory with Parallel Store Accumulator Content to Memory
MOV Xmem << #16, ACy :: MOV HI(ACx << T2), Ymem	ACy = Xmem << #16, Ymem = HI(ACx << T2)
MPY: Multiply	Multiply
MPY[R] [ACx,] ACy	ACy = rnd(ACy * ACx)
MPY[R] Tx, [ACx,] ACy	ACy = rnd(ACx * Tx)
MPYK[R] K8, [ACx,] ACy	ACy = rnd(ACx * K8)
MPYK[R] K16, [ACx,] ACy	ACy = rnd(ACx * K16)
MPYM[R] [T3 = ]Smem, Cmem, ACx	ACx = rnd(Smem * coef(Cmem))[, T3 = Smem]

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MPYM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(Smem * ACx)[, T3 = Smem]
MPYMK[R] [T3 = ]Smem, K8, ACx	ACx = rnd(Smem * K8)[, T3 = Smem]
MPYM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	ACx = M40(rnd(uns(Xmem) * uns(Ymem)))[, T3 = Xmem]
MPYM[R][U][T3 = ]Smem, Tx, ACx	ACx = rnd(uns(Tx * Smem))[, T3 = Smem]
MPY::MAC: Multiply with Parallel Multiply and Accumulate	Multiply with Parallel Multiply and Accumulate
MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	$ ACx = M40(rnd(uns(Xmem) * uns(coef(Cmem)))), \\ ACy = M40(rnd((ACy >> #16) + (uns(Ymem) * uns(coef(Cmem))))) $
MPY::MPY: Parallel Multiplies	Parallel Multiplies
MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd(uns(Xmem) * uns(coef(Cmem)))), ACy = M40(rnd(uns(Ymem) * uns(coef(Cmem))))
MPYM::MOV: Multiply with Parallel Store Accumulator Content to Memory	Multiply with Parallel Store Accumulator Content to Memory
MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	ACy = rnd(Tx * Xmem), Ymem = HI(ACx << T2) [,T3 = Xmem]
NEG: Negate Accumulator, Auxiliary, or Temporary Register Content	Negate Accumulator, Auxiliary, or Temporary Register Content
NEG [src,] dst	dst = -src
NOP: No Operation	No Operation
NOP	nop
NOP_16	nop_16

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
NOT: Complement Accumulator, Auxiliary, or Temporary Register Content	Complement Accumulator, Auxiliary, or Temporary Register Content
NOT [src,] dst	dst = ~src
OR: Bitwise OR	Bitwise OR
OR src, dst	dst = dst   src
OR k8, src, dst	dst = src   k8
OR k16, src, dst	dst = src   k16
OR Smem, src, dst	dst = src   Smem
OR ACx << #SHIFTW[, ACy]	ACy = ACy   (ACx <<< #SHIFTW)
OR k16 << #16, [ACx,] ACy	ACy = ACx   (k16 <<< #16)
OR k16 << #SHFT, [ACx,] ACy	ACy = ACx   (k16 <<< #SHFT)
OR k16, Smem	Smem = Smem   k16
POP: Pop Top of Stack	Pop Top of Stack
POP dst1, dst2	dst1, dst2 = pop()
POP dst	dst = pop()
POP dst, Smem	dst, Smem = pop()
POP ACx	ACx = dbl(pop())
POP Smem	Smem = pop()
POP dbl(Lmem)	dbl(Lmem) = pop()
POPBOTH: Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers	Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers
POPBOTH xdst	xdst = popboth()

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
port: Peripheral Port Register Access Qualifiers	Peripheral Port Register Access Qualifiers
port(Smem)	readport()
port(Smem)	writeport()
PSH: Push to Top of Stack	Push to Top of Stack
PSH src1, src2	push(src1, src2)
PSH src	push(src)
PSH src, Smem	push(src, Smem)
PSH ACx	dbl(push(ACx))
PSH Smem	push(Smem)
PSH dbl(Lmem)	push(dbl(Lmem))
PSHBOTH: Push Accumulator or Extended Auxiliary Register Content to Stack Pointers	Push Accumulator or Extended Auxiliary Register Content to Stack Pointers
PSHBOTH xsrc	pshboth(xsrc)
RESET: Software Reset	Software Reset
RESET	reset
RET: Return Unconditionally	Return Unconditionally
RET	return
RETCC: Return Conditionally	Return Conditionally
RETCC cond	if (cond) return

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
RETI: Return from Interrupt	Return from Interrupt
RETI	return_int
ROL: Rotate Left Accumulator, Auxiliary, or Temporary Register Content	Rotate Left Accumulator, Auxiliary, or Temporary Register Content
ROL BitOut, src, BitIn, dst	dst = BitOut \\ src \\ BitIn
ROR: Rotate Right Accumulator, Auxiliary, or Temporary Register Content	Rotate Right Accumulator, Auxiliary, or Temporary Register Content
ROR BitIn, src, BitOut, dst	dst = BitIn // src // BitOut
ROUND: Round Accumulator Content	Round Accumulator Content
ROUND [ACx,] ACy	ACy = rnd(ACx)
RPT: Repeat Single Instruction Unconditionally	Repeat Single Instruction Unconditionally
RPT k8	repeat(k8)
RPT k16	repeat(k16)
RPT CSR	repeat(CSR)
RPTB: Repeat Block of Instructions Unconditionally	Repeat Block of Instructions Unconditionally
RPTBLOCAL pmad	localrepeat{}
RPTB pmad	blockrepeat{}
RPTCC: Repeat Single Instruction Conditionally	Repeat Single Instruction Conditionally
RPTCC k8, cond	while (cond && (RPTC < k8)) repeat

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
RPTADD: Repeat Single Instruction Unconditionally and Increment CSR	Repeat Single Instruction Unconditionally and Increment CSR
RPTADD CSR, TAX	repeat(CSR), CSR += TAx
RPTADD CSR, k4	repeat(CSR), CSR += k4
RPTSUB: Repeat Single Instruction Unconditionally and Decrement CSR	Repeat Single Instruction Unconditionally and Decrement CSR
RPTSUB CSR, k4	repeat(CSR), CSR -= k4
SAT: Saturate Accumulator Content	Saturate Accumulator Content
SAT[R] [ACx,] ACy	ACy = saturate(rnd(ACx))
SFTCC: Shift Accumulator Content Conditionally	Shift Accumulator Content Conditionally
SFTCC ACx, TCx	ACx = sftc(ACx, TCx)
SFTL: Shift Accumulator Content Logically	Shift Accumulator Content Logically
SFTL ACx, Tx[, ACy]	$ACy = ACx \ll Tx$
SFTL ACx, #SHIFTW[, ACy]	ACy = ACx <<< #SHIFTW
SFTL: Shift Accumulator, Auxiliary, or Temporary Register Content Logically	Shift Accumulator, Auxiliary, or Temporary Register Content Logically
SFTL dst, #1	dst = dst <<< #1
SFTL dst, #–1	dst = dst >>> #1

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SFTS: Signed Shift of Accumulator Content	Signed Shift of Accumulator Content
SFTS ACx, Tx[, ACy]	$ACy = ACx \ll Tx$
SFTS ACx, #SHIFTW[, ACy]	ACy = ACx << #SHIFTW
SFTSC ACx, Tx[, ACy]	$ACy = ACx \ll CTx$
SFTSC ACx, #SHIFTW[, ACy]	ACy = ACx < <c #shiftw<="" td=""></c>
SFTS: Signed Shift of Accumulator, Auxiliary, or Temporary Register Content	Signed Shift of Accumulator, Auxiliary, or Temporary Register Content
SFTS dst, #-1	dst = dst >> #1
SFTS dst, #1	dst = dst << #1
SQA: Square and Accumulate	Square and Accumulate
SQA[R] [ACx,] ACy	ACy = rnd(ACy + (ACx * ACx))
SQAM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACx + (Smem * Smem))[, T3 = Smem]
SQDST: Square Distance	Square Distance
SQDST Xmem, Ymem, ACx, ACy	sqdst(Xmem, Ymem, ACx, ACy)
SQR: Square	Square
SQR[R] [ACx,] ACy	ACy = rnd(ACx * ACx)
SQRM[R] [T3 = ]Smem, ACx	ACx = rnd(Smem * Smem)[, T3 = Smem]
SQS: Square and Subtract	Square and Subtract
SQS[R] [ACx,] ACy	ACy = rnd(ACy - (ACx * ACx))
SQSM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACx - (Smem * Smem))[, T3 = Smem]

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SUB: Dual 16-Bit Subtractions	Dual 16-Bit Subtractions
SUB dual(Lmem), [ACx,] ACy	HI(ACy) = HI(ACx) - HI(Lmem), LO(ACy) = LO(ACx) - LO(Lmem)
SUB ACx, dual(Lmem), ACy	HI(ACy) = HI(Lmem) - HI(ACx), LO(ACy) = LO(Lmem) - LO(ACx)
SUB dual(Lmem), Tx, ACx	HI(ACx) = Tx - HI(Lmem), LO(ACx) = Tx - LO(Lmem)
SUB Tx, dual(Lmem), ACx	HI(ACx) = HI(Lmem) - Tx, LO(ACx) = LO(Lmem) - Tx
SUB: Subtraction	Subtraction
SUB [src,] dst	dst = dst - src
SUB k4, dst	dst = dst - k4
SUB K16, [src,] dst	dst = src - K16
SUB Smem, [src,] dst	dst = src - Smem
SUB src, Smem, dst	dst = Smem - src
SUB ACx << Tx, ACy	ACy = ACy - (ACx << Tx)
SUB ACx << #SHIFTW, ACy	$ACy = ACy - (ACx \ll \#SHIFTW)$
SUB K16 << #16, [ACx,] ACy	ACy = ACx - (K16 << #16)
SUB K16 << #SHFT, [ACx,] ACy	$ACy = ACx - (K16 \ll \#SHFT)$
SUB Smem << Tx, [ACx,] ACy	ACy = ACx - (Smem << Tx)
SUB Smem << #16, [ACx,] ACy	ACy = ACx - (Smem << #16)
SUB ACx, Smem << #16, ACy	ACy = (Smem << #16) - ACx
SUB [uns(]Smem[)], BORROW, [ACx,] ACy	ACy = ACx - uns(Smem) - BORROW
SUB [uns(]Smem[)], [ACx,] ACy	ACy = ACx - uns(Smem)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	ACy = ACx - (uns(Smem) << #SHIFTW)
SUB dbl(Lmem), [ACx,] ACy	ACy = ACx - dbl(Lmem)
SUB ACx, dbl(Lmem), ACy	ACy = dbl(Lmem) - ACx
SUB Xmem, Ymem, ACx	ACx = (Xmem << #16) - (Ymem << #16)
SUB::MOV: Subtraction with Parallel Store Accumulator Content to Memory	Subtraction with Parallel Store Accumulator Content to Memory
SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	$ACy = (Xmem \ll #16) - ACx,$ $Ymem = HI(ACy \ll T2)$
SUBADD: Dual 16-Bit Subtraction and Addition	Dual 16-Bit Subtraction and Addition
SUBADD Tx, Smem, ACx	HI(ACx) = Smem - Tx, LO(ACx) = Smem + Tx
SUBADD Tx, dual(Lmem), ACx	HI(ACx) = HI(Lmem) - Tx, LO(ACx) = LO(Lmem) + Tx
SUBC: Subtract Conditionally	Subtract Conditionally
SUBC Smem, [ACx,] ACy	subc(Smem, ACx, ACy)
SWAP: Swap Accumulator Content	Swap Accumulator Content
SWAP ACx, ACy	swap(ACx, ACy)
SWAP: Swap Auxiliary Register Content	Swap Auxiliary Register Content
SWAP ARx, ARy	swap(ARx, ARy)
SWAP: Swap Auxiliary and Temporary Register Content	Swap Auxiliary and Temporary Register Content
SWAP ARx, Tx	swap(ARx, Tx)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SWAP: Swap Temporary Register Content	Swap Temporary Register Content
SWAP Tx, Ty	swap(Tx, Ty)
SWAPP: Swap Accumulator Pair Content	Swap Accumulator Pair Content
SWAPP AC0, AC2	swap(pair(AC0), pair(AC2))
SWAPP: Swap Auxiliary Register Pair Content	Swap Auxiliary Register Pair Content
SWAPP AR0, AR2	swap(pair(AR0), pair(AR2))
SWAPP: Swap Auxiliary and Temporary Register Pair Content	Swap Auxiliary and Temporary Register Pair Content
SWAPP ARx, Tx	swap(pair(ARx), pair(Tx))
SWAPP: Swap Temporary Register Pair Content	Swap Temporary Register Pair Content
SWAPP T0, T2	swap(pair(T0), pair(T2))
SWAP4: Swap Auxiliary and Temporary Register Pairs Content	Swap Auxiliary and Temporary Register Pairs Content
SWAP4 AR4, T0	swap(block(AR4), block(T0))
TRAP: Software Trap	Software Trap
TRAP k5	trap(k5)
XCC: Execute Conditionally	Execute Conditionally
XCC [label, ]cond	if (cond) execute(AD_Unit)
XCCPART [label, ]cond	if (cond) execute(D_Unit)

Table 7–1. Cross-Reference of Algebraic and Mnemonic Instruction Sets (Continued)


Mnemonic Syntax	Algebraic Syntax	
XOR: Bitwise Exclusive OR (XOR)	Bitwise Exclusive OR (XOR)	
XOR src, dst	dst = dst ^ src	
XOR k8, src, dst	$dst = src \wedge k8$	
XOR k16, src, dst	$dst = src \wedge k16$	
XOR Smem, src, dst	dst = src ^ Smem	
XOR ACx << #SHIFTW[, ACy]	$ACy = ACy \land (ACx <<< \#SHIFTW)$	
XOR k16 << #16, [ACx,] ACy	$ACy = ACx ^ (k16 <<< #16)$	
XOR k16 << #SHFT, [ACx,] ACy	$ACy = ACx ^ (k16 <<< \#SHFT)$	
XOR k16, Smem	Smem = Smem ^ k16	

## Index

Δ	AMAR::MAC 5-58
	AMAR::MAS 5-63
AADD 5-2, 5-6	AMAR::MPY 5-65
ABDST 5-7	AMOV 5-67, 5-68
ABS 5-9	AND 5-72
ABDST 5-7	AMOV 5-67, 5-68
indirect 3-6	multiply and subtract 5-195
introduction 3-2	negation 5-342
ADDSUB 5-40	round accumulator content 5-387
ADDSUB2CC 5-49	saturate accumulator content 5-413 square 5-442
ADDSUBCC 5-45, 5-47	square and accumulate 5-437
ADDV 5-52	square and subtract 5-445
affect of status bits 1-9	square distance 5-440
algebraic instruction set cross-reference to mnemonic instruction set 7-1	subtract conditionally 5-490 subtraction 5-457
	ASUB 5-81
AMAR 5-54, 5-56, 5-57	700D 9-01

В	branch
	conditionally 5-90
B 5-85	on auxiliary register not zero 5-94
BAND 5-89	unconditionally 5-85
BCC 5-90, 5-94, 5-97	Branch Conditionally (BCC) 5-90  Branch on Applicant Register Net Zero (BCC) 5-04
	Branch on Auxiliary Register Not Zero (BCC) 5-94
BCLR 5-100, 5-101, 5-102	Branch Unconditionally (B) 5-85
BCNT 5-105	BSET 5-110, 5-111, 5-112
BFXPA 5-106	BTST 5-115, 5-117
BFXTR 5-107	BTSTCLR 5-120 BTSTNOT 5-121
bit field comparison 5-89	
bit field counting 5-105	BTSTP 5-122
bit field expand 5-106	BTSTSET 5-124
bit field extract 5-107	C
bit manipulation	C
bitwise AND memory with immediate value and	.CR 5-149
compare to zero 5-89	CALL 5-125
clear accumulator, auxiliary, or temporary register	call
bit 5-100	conditionally 5-129
clear memory bit 5-101	unconditionally 5-125
clear status register bit 5-102	Call Conditionally (CALLCC) 5-129
complement accumulator, auxiliary, or temporary register bit 5-108	Call Unconditionally (CALL) 5-125
complement accumulator, auxiliary, or temporary	CALLCC 5-129
register content 5-345	circular addressing 3-20
complement memory bit 5-109	Circular Addressing Qualifier (.CR) 5-149
expand accumulator bit field 5-106	clear
extract accumulator bit field 5-107	accumulator bit 5-100
set accumulator, auxiliary, or temporary register	auxiliary register bit 5-100
bit 5-110	memory bit 5-101
set memory bit 5-111 set status register bit 5-112	status register bit 5-102
test accumulator, auxiliary, or temporary register	temporary register bit 5-100
bit 5-115	Clear Accumulator Bit (BCLR) 5-100
test accumulator, auxiliary, or temporary register	Clear Auxiliary Register Bit (BCLR) 5-100
bit pair 5-122	Clear Memory Bit (BCLR) 5-101
test and clear memory bit 5-120	Clear Status Register Bit (BCLR) 5-102
test and complement memory bit 5-121	Clear Temporary Register Bit (BCLR) 5-100
test and set memory bit 5-124	CMP 5-135, 5-137
test memory bit 5-117	CMPAND 5-139
Bitwise AND 5-72	CMPOR 5-144
Bitwise AND Memory with Immediate Value and	compare
Compare to Zero (BAND) 5-89	accumulator, auxiliary, or temporary register
bitwise complement 5-345	content 5-137
Bitwise Exclusive OR (XOR) 5-514	accumulator, auxiliary, or temporary register content maximum 5-219
Bitwise OR 5-346	accumulator, auxiliary, or temporary register
BNOT 5-108, 5-109	content minimum 5-228

compare (continued)	Compare Temporary Register Content with OR
accumulator, auxiliary, or temporary register content with AND 5-139	(CMPOR) 5-144
accumulator, auxiliary, or temporary register content with OR 5-144 and branch 5-97 and select accumulator content maximum 5-222 and select accumulator content minimum 5-231 memory with immediate value 5-135 Compare Accumulator Content (CMP) 5-137	complement accumulator bit 5-108 accumulator content 5-345 auxiliary register bit 5-108 auxiliary register content 5-345 memory bit 5-109 temporary register bit 5-108 temporary register content 5-345
Compare Accumulator Content Maximum (MAX) 5-219	Complement Accumulator Bit (BNOT) 5-108
Compare Accumulator Content Minimum (MIN) 5-228	Complement Accumulator Content (NOT) 5-345  Complement Auxiliary Register Bit (BNOT) 5-108
Compare Accumulator Content with AND (CMPAND) 5-139	Complement Auxiliary Register Content (NOT) 5-345
Compare Accumulator Content with OR (CMPOR) 5-144	Complement Memory Bit (BNOT) 5-109
Compare and Branch (BCC) 5-97	Complement Temporary Register Bit
Compare and Select Accumulator Content Maximum (MAXDIFF) 5-222	(BNOT) 5-108  Complement Temporary Register Content
Compare and Select Accumulator Content Minimum (MINDIFF) 5-231	(NOT) 5-345
Compare Auxiliary Register Content (CMP) 5-137	Compute Exponent of Accumulator Content (EXP) 5-151
Compare Auxiliary Register Content Maximum (MAX) 5-219	Compute Mantissa and Exponent of Accumulator
Compare Auxiliary Register Content Minimum (MIN) 5-228	Content (MANT::NEXP) 5-193
Compare Auxiliary Register Content with AND (CMPAND) 5-139	cond field 1-7 conditional
Compare Auxiliary Register Content with OR (CMPOR) 5-144 compare maximum 5-219 Compare Memory with Immediate Value (CMP) 5-135 compare minimum 5-228	addition or subtraction 5-45 addition or subtraction with shift 5-49
	addition, subtraction, or move accumulator content 5-47 branch 5-90 call 5-129 execute 5-507
Compare Temporary Register Content Maximum (MAX) 5-219	shift 5-415 subtract 5-490
Compare Temporary Register Content Minimum (MIN) 5-228	Count Accumulator Bits (BCNT) 5-105
Compare Temporary Register Content with AND (CMPAND) 5-139	Cross-Reference to Algebraic and Mnemonic Instruction Sets 7-1



load	logical
accumulator from memory 5-239 accumulator from memory with parallel store accumulator content to memory 5-321 accumulator pair from memory 5-248 accumulator with immediate value 5-251 accumulator, auxiliary, or temporary register from memory 5-254 accumulator, auxiliary, or temporary register with immediate value 5-260	bitwise AND 5-72 bitwise OR 5-346 bitwise XOR 5-514 count accumulator bits 5-105 shift accumulator content logically 5-417 shift accumulator, auxiliary, or temporary register content logically 5-420
auxiliary or temporary register pair from memory 5-264	M
CPU register from memory 5-265 CPU register with immediate value 5-268 extended auxiliary register (XAR) from memory 5-270 extended auxiliary register (XAR) with immediate	MAC 5-162 MAC::MAC 5-179 MAC::MPY 5-186 MACK 5-162
value 5-67	MACM 5-162
memory with immediate value 5-271  Load Accumulator from Memory (MOV) 5-239,	MACM::MOV 5-189, 5-191
5-254	MACMK 5-162 MACMZ 5-177
Load Accumulator from Memory with Parallel Store Accumulator Content to Memory (MOV::MOV) 5-321	MACMZ 5-177 MANT::NEXP 5-193 MAS 5-195
Load Accumulator Pair from Memory (MOV) 5-248	MAS::MAC 5-204
Load Accumulator with Immediate Value (MOV) 5-251, 5-260	MAS::MAS 5-209 MAS::MPY 5-212
Load Auxiliary Register from Memory (MOV) 5-254	MASM 5-195
Load Auxiliary Register Pair from Memory (MOV) 5-264	MASM::MOV 5-215, 5-217 MAX 5-219
Load Auxiliary Register with Immediate Value (MOV) 5-260	MAXDIFF 5-222 memory bit
Load CPU Register from Memory (MOV) 5-265	clear 5-101
Load CPU Register with Immediate Value (MOV) 5-268	complement (not) 5-109 set 5-111 test 5-117
Load Extended Auxiliary Register from Memory (MOV) 5-270	test and clear 5-120 test and complement 5-121
Load Extended Auxiliary Register with Immediate Value (AMOV) 5-67	test and set 5-124 Memory Delay (DELAY) 5-150
Load Memory with Immediate Value (MOV) 5-271	Memory-Mapped Register Access Qualifier
Load Temporary Register from Memory (MOV) 5-254	(mmap) 5-237 MIN 5-228
Load Temporary Register Pair from Memory (MOV) 5-264	MINDIFF 5-231 mmap 5-237
Load Temporary Register with Immediate Value (MOV) 5-260	mnemonic instruction set cross-reference to algebraic instruction set 7-1

modify	auxiliary or temporary register content to CPU
auxiliary or temporary register content 5-68	register 5-276
auxiliary or temporary register content by addition 5-2	CPU register content to auxiliary or temporary register 5-278
auxiliary or temporary register content by	extended auxiliary register content 5-280
subtraction 5-81	memory delay 5-150
auxiliary register content 5-54	memory to memory 5-281
auxiliary register content with parallel	pop accumulator or extended auxiliary register
multiply 5-65 auxiliary register content with parallel multiply	content from stack pointers 5-362 pop top of stack 5-355
and accumulate 5-58	push accumulator or extended auxiliary register
auxiliary register content with parallel multiply	content to stack pointers 5-372
and subtract 5-63	push to top of stack 5-365
data stack pointer 5-6	swap accumulator content 5-493
extended auxiliary register (XAR) content 5-56	swap accumulator pair content 5-498
Modify Auxiliary Register Content (AMOV) 5-68	swap auxiliary and temporary register
Modify Auxiliary Register Content (AMAR) 5-54	content 5-495
Modify Auxiliary Register Content by Addition	swap auxiliary and temporary register pair content 5-500
(AADD) 5-2	swap auxiliary and temporary register pairs
Modify Auxiliary Register Content by Subtraction	content 5-503
(ASUB) 5-81	swap auxiliary register content 5-494
Modify Auxiliary Register Content with Parallel	swap auxiliary register pair content 5-499
Multiply (AMAR::MPY) 5-65	swap temporary register content 5-497
Modify Auxiliary Register Content with Parallel	swap temporary register pair content 5-502
Multiply and Accumulate (AMAR::MAC) 5-58	Move Accumulator Content (MOV) 5-273
Modify Auxiliary Register Content with Parallel	Move Accumulator Content to Auxiliary Register
Multiply and Subtract (AMAR::MAS) 5-63	(MOV) 5-272
Modify Data Stack Pointer (AADD) 5-6	Move Accumulator Content to Temporary Register (MOV) 5-272
Modify Extended Auxiliary Register Content	Move Auxiliary Register Content (MOV) 5-273
(AMAR) 5-56	Move Auxiliary Register Content to Accumulator
Modify Temporary Register Content (AMOV) 5-68	(MOV) 5-275
Modify Temporary Register Content by Addition (AADD) 5-2	Move Auxiliary Register Content to CPU Register (MOV) 5-276
Modify Temporary Register Content by Subtraction	Move CPU Register Content to Auxiliary Register
(ASUB) 5-81	(MOV) 5-278
MOV 5-239, 5-248, 5-251, 5-254, 5-260, 5-264,	Move CPU Register Content to Temporary Register
5-265, 5-268, 5-270, 5-271, 5-272, 5-273, 5-275,	(MOV) 5-278
5-276, 5-278, 5-280, 5-281, 5-288, 5-308, 5-311,	Move Extended Auxiliary Register Content
5-315, 5-316, 5-320	(MOV) 5-280
MOV::MOV 5-321	Move Memory to Memory (MOV) 5-281  Move Temporary Register Content (MOV) 5-273
move	Move Temporary Register Content (MOV) 5-273  Move Temporary Register Content to Accumulator
accumulator content to auxiliary or temporary register 5-272	(MOV) 5-275
accumulator, auxiliary, or temporary register	Move Temporary Register Content to CPU Register (MOV) 5-276
content 5-273	MPY 5-323
auxiliary or temporary register content to accumulator 5-275	MPY::MAC 5-336
accumulator 5-275	IVII 1IVI/NO U-000

MPY::MPY 5-338 MPYK 5-323 MPYM 5-323 MPYM::MOV 5-340 MPYMK 5-323 Multiply (MPY) 5-323 Multiply and Accumulate (MAC) 5-162 Multiply and Accumulate with Parallel Delay (MACMZ) 5-177 Multiply and Accumulate with Parallel Load Accumulator from Memory (MACM::MOV) 5-189 Multiply and Accumulate with Parallel Multiply (MAC::MPY) 5-186 Multiply and Accumulate with Parallel Store Accumulator Content to Memory (MACM::MOV) 5-191 Multiply and Subtract (MAS) 5-195 Multiply and Subtract with Parallel Load Accumulator from Memory (MASM::MOV) 5-215 Multiply and Subtract with Parallel Multiply (MAS::MPY) 5-212 Multiply and Subtract with Parallel Multiply and Accumulate (MAS::MAC) 5-204 Multiply and Subtract with Parallel Store Accumulator Content to Memory (MASM::MOV) 5-217 Multiply with Parallel Multiply and Accumulate (MPY::MAC) 5-336 Multiply with Parallel Store Accumulator Content to Memory (MPYM::MOV) 5-340 NEG 5-342

Negate Accumulator Content (NEG) 5-342 Negate Auxiliary Register Content (NEG) 5-342 Negate Temporary Register Content (NEG) 5-342 negation

accumulator content 5-342 auxiliary register content 5-342 temporary register content 5-342 No Operation (NOP) 5-344 nonrepeatable instructions 1-21

NOP 5-344 NOT 5-345



operand qualifier 5-363 OR 5-346



Parallel Modify Auxiliary Register Contents (AMAR) 5-57 Parallel Multiplies (MPY::MPY) 5-338 Parallel Multiply and Accumulates (MAC::MAC) 5-179 Parallel Multiply and Subtracts (MAS::MAS) 5-209 parallel operations addition with parallel store accumulator content to memory 5-38 load accumulator from memory with parallel store accumulator content to memory 5-321 modify auxiliary register content with parallel multiply 5-65 modify auxiliary register content with parallel multiply and accumulate 5-58 modify auxiliary register content with parallel multiply and subtract 5-63 modify auxiliary register contents 5-57 multiplies 5-338

multiply and accumulate with parallel delay 5-177 multiply and accumulate with parallel load accumulator from memory 5-189

multiply and accumulate with parallel multiply 5-186 multiply and accumulate with parallel store

accumulator content to memory 5-191 multiply and accumulates 5-179 multiply and subtract with parallel load accumulator from memory 5-215 multiply and subtract with parallel multiply 5-212

multiply and subtract with parallel multiply and accumulate 5-204

multiply and subtract with parallel store accumulator content to memory 5-217 multiply and subtracts 5-209 multiply with parallel multiply and accumulate 5-336

parallel operations (continued) multiply with parallel store accumulator content to	R
memory 5-340	register bit
subtraction with parallel store accumulator	clear 5-100
content to memory 5-483	complement (not) 5-108
parallelism basics 2-3	set 5-110
parallelism features 2-2	test 5-115
Peripheral Port Register Access Qualifiers	test bit pair 5-122
(port) 5-363	Repeat Block of Instructions Unconditionally (RPTB) 5-397
POP 5-355	Repeat Single Instruction Conditionally
Pop Accumulator Content from Stack Pointers (POPBOTH) 5-362	(RPTCC) 5-408
Pop Extended Auxiliary Register Content from Stack Pointers (POPBOTH) 5-362	Repeat Single Instruction Unconditionally (RPT) 5-389
Pop Top of Stack (POP) 5-355	Repeat Single Instruction Unconditionally and Decrement CSR (RPTSUB) 5-411
POPBOTH 5-362	Repeat Single Instruction Unconditionally and
port 5-363	Increment CSR (RPTADD) 5-394
program control	RESET 5-373
branch conditionally 5-90	resource conflicts in a parallel pair 2-4
branch on auxiliary register not zero 5-94	RET 5-377
branch unconditionally 5-85 call conditionally 5-129	RETCC 5-379
call unconditionally 5-125	RETI 5-381
compare and branch 5-97	Return Conditionally (RETCC) 5-379
execute conditionally 5-507	- · · · · · · · · · · · · · · · · · · ·
idle 5-156	Return from Interrupt (RETI) 5-381
no operation 5-344	Return Unconditionally (RET) 5-377
repeat block of instructions	ROL 5-383
unconditionally 5-397	ROR 5-385
repeat single instruction conditionally 5-408	Rotate Left Accumulator Content (ROL) 5-383
repeat single instruction unconditionally 5-389 repeat single instruction unconditionally and	Rotate Left Auxiliary Register Content (ROL) 5-383
decrement CSR 5-411 repeat single instruction unconditionally and	Rotate Left Temporary Register Content (ROL) 5-383
increment CSR 5-394	Rotate Right Accumulator Content (ROR) 5-385
return conditionally 5-379	Rotate Right Auxiliary Register Content
return from interrupt 5-381	(ROR) 5-385
return unconditionally 5-377	Rotate Right Temporary Register Content
software interrupt 5-157	(ROR) 5-385
software reset 5-373	ROUND 5-387
software trap 5-505	Round Accumulator Content (ROUND) 5-387
PSH 5-365	` ,
PSHBOTH 5-372	RPT 5-389
Push Accumulator Content to Stack Pointers	RPTADD 5-394
(PSHBOTH) 5-372	RPTB 5-397
Push Extended Auxiliary Register Content to Stack	RPTBLOCAL 5-397
Pointers (PSHBOTH) 5-372	RPTCC 5-408
Push to Top of Stack (PSH) 5-365	RPTSUB 5-411

S	SQSM 5-445
S	Square (SQR) 5-442
SAT 5-413	Square and Accumulate (SQA) 5-437
Saturate Accumulator Content (SAT) 5-413	Square and Subtract (SQS) 5-445
set	Square Distance (SQDST) 5-440
accumulator bit 5-110	status register bit
auxiliary register bit 5-110	clear 5-102
memory bit 5-111	set 5-112
status register bit 5-112 temporary register bit 5-110	store
Set Accumulator Bit (BSET) 5-110	accumulator content to memory 5-288 accumulator pair content to memory 5-308
Set Accumulator Bit (BSET) 5-110 Set Auxiliary Register Bit (BSET) 5-110	accumulator, auxiliary, or temporary register
,	content to memory 5-311
Set Memory Bit (BSET) 5-111 Set Status Register Bit (BSET) 5-112	auxiliary or temporary register pair content to
	memory 5-315
Set Temporary Register Bit (BSET) 5-110	CPU register content to memory 5-316
SFTCC 5-415	extended auxiliary register (XAR) to memory 5-320
SFTL 5-417, 5-420 SETS 5-422 5-422	Store Accumulator Content to Memory
SFTS 5-423, 5-432 SFTSC 5-423	(MOV) 5-288, 5-311
Shift Accumulator Content Conditionally	Store Accumulator Pair Content to Memory
(SFTCC) 5-415	(MOV) 5-308
Shift Accumulator Content Logically (SFTL) 5-417,	Store Auxiliary Register Content to Memory (MOV) 5-311
5-420 Shift Auxiliary Register Content Logically	Store Auxiliary Register Pair Content to Memory
(SFTL) 5-420	(MOV) 5-315
shift conditionally 5-415	Store CPU Register Content to Memory
shift logically 5-417, 5-420	(MOV) 5-316
Shift Temporary Register Content Logically (SFTL) 5-420	Store Extended Auxiliary Register Content to Memory (MOV) 5-320
Signed Shift of Accumulator Content	Store Temporary Register Content to Memory
(SFTS) 5-423, 5-432	(MOV) 5-311 Store Temporary Register Pair Content to Memory
Signed Shift of Auxiliary Register Content (SFTS) 5-432	Store Temporary Register Pair Content to Memory (MOV) 5-315
Signed Shift of Temporary Register Content	SUB 5-448, 5-457
(SFTS) 5-432	SUB::MOV 5-483
soft-dual parallelism 2-5	SUBADD 5-485
Software Interrupt (INTR) 5-157	SUBC 5-490
Software Reset (RESET) 5-373	Subtract Conditionally (SUBC) 5-490
Software Trap (TRAP) 5-505	Subtraction (SUB) 5-457
SQA 5-437	Subtraction with Parallel Store Accumulator Content to Memory (SUB::MOV) 5-483
SQAM 5-437	SWAP 5-493, 5-494, 5-495, 5-497
SQDST 5-440	Swap Accumulator Content (SWAP) 5-493
SQR 5-442	Swap Accumulator Pair Content (SWAPP) 5-498
SQRM 5-442	Swap Auxiliary and Temporary Register Content
SQS 5-445	(SWAP) 5-495

Swap Auxiliary and Temporary Register Pair Content (SWAPP) 5-500
Swap Auxiliary and Temporary Register Pairs Content (SWAP4) 5-503
Swap Auxiliary Register Content (SWAP) 5-494
Swap Auxiliary Register Pair Content (SWAPP) 5-499
Swap Temporary Register Content (SWAP) 5-497
Swap Temporary Register Pair Content (SWAPP) 5-502
SWAPA 5-503
SWAPP 5-498, 5-499, 5-500, 5-502
Symmetrical Finite Impulse Response Filter (FIRSADD) 5-152



## test

accumulator bit 5-115
accumulator bit pair 5-122
auxiliary register bit 5-115
auxiliary register bit pair 5-122
memory bit 5-117
temporary register bit 5-115
temporary register bit pair 5-122
Test Accumulator Bit (BTST) 5-115
Test Accumulator Bit Pair (BTSTP) 5-122
Test and Clear Memory Bit (BTSTCLR) 5-120
Test and Complement Memory Bit
(BTSTNOT) 5-121

Test and Set Memory Bit (BTSTSET) 5-124
Test Auxiliary Register Bit (BTST) 5-115
Test Auxiliary Register Bit Pair (BTSTP) 5-122
Test Memory Bit (BTST) 5-117
Test Temporary Register Bit (BTST) 5-115
Test Temporary Register Bit Pair (BTSTP) 5-122
TRAP 5-505



unconditional
branch 5-85
call 5-125
repeat block of instructions 5-397
repeat single instruction 5-389
repeat single instruction and decrement
CSR 5-411
repeat single instruction and increment
CSR 5-394
return 5-377
return from interrupt 5-381



XCC 5-507 XCCPART 5-507 XOR 5-514