

Advantage of Using TI's Lowest Jitter Differential Clock Buffer

Heather McClendon/Kal Mustafa
High Performance Analog/CDC

ABSTRACT

This application report presents various jitter and phase noise measurements of three differential clock drivers. One TI clock driver was compared to two independent competitor clock drivers. This report proves that clock buffer selection does have an impact on the total system timing budget, particularly when the system has two different input signals connected. SONET applications have stringent jitter requirements and system-timing budgets are normally tight. Buffers must be able to resist the effect of crosstalk in order to stay within the timing budget. In addition, the report explains the types of jitter, their causes and recommendations on lessening their effect on timing budget. The CDCLVP110 is pin-to-pin compatible with the MC100 series: MC100EP (obsolete), MC100ES6111, MC100LVEP111, and the PTN1111. It is also functionally compatible with the MC100EP210 (obsolete) and the MC100ES6210.

Contents

1	Introduction	2
	1.1 Definitions.....	2
	1.1.1 ADC and SerDes System	3
	1.2 Test Setup.....	4
2	Measurement Data	6
	2.1 Measurement Systems Compared.....	6
	2.2 PN9000 Phase Noise Plots	7
	2.3 PN9000 Results	8
3	Summary.....	9
4	Actual Test Data	10
5	References.....	10

Figures

Figure 1.	Test Setup for Phase Jitter Measurements Taken From AeroFlex PN9000.....	4
Figure 2.	Test Setup for Phase Jitter Measurements Taken From Tektronix TDS694C and 11801C.....	5
Figure 3.	RMS Jitter Values Compared Among Three Different Test Setups.....	6
Figure 4.	Phase Noise Comparison at 622.08 MHz	7
Figure 5.	PN9000 Phase Jitter Measurements.....	8

Tables

Table 1.	Output Jitter of Each Device Measured by PN9000	10
Table 2.	Output Jitter of Each Device Measured by Tektronix 694C	10
Table 3.	Output Jitter of Each Device Measured by Tektronix 11801C	10

1 Introduction

This report presents data proving that clock buffer selection is important when designing a system with critical timing budget requirements. When working with a system that has two different input clock sources, crosstalk amplifies the need to carefully select a buffer. The test results in this report were obtained under almost ideal conditions (clean power supply, no other noise source (such as close-by ICs) near the device under test (DUT), and room temperature). Note that in an actual system, jitter results would likely be higher and therefore using devices with the highest noise margin is the best choice.

The CDCLVP110 is a programmable 2.5 V/3.3 V, 1:10 LPECL/HSTL (low voltage positive-referenced emitter coupled logic/high-speed transceiver logic) clock driver. It features dual selectable inputs through and internal MUX. The input is selected through an external pin (CLK_SEL). All measurements contained in this report were taken at room temperature. The CDCLVP110 clock buffer is characterized for industrial temperature (-40°C to 85°C) has a maximum operating frequency of 3.5 GHz.

SONET applications have stringent jitter requirements and system-timing budgets are normally tight. The need for differential signaling is critical in reducing various noise components. These issues include EMI (electromagnetic interference), signal reflection, power consumption, capacitive and inductive crosstalk, and transient switching noise.

1.1 Definitions

Crosstalk, another name for parasitic coupling between signals, is the effect of capacitive coupling to cause a logic transition. Capacitive coupling is the transfer of energy between nearby switching integrated circuits. The coupling depends on factors such as the distance between the traces, the signal swing, the operating frequency, and the permittivity of the silicon dioxide. Coupling can be improved by physically increasing the distance between the traces. Power and ground planes can also act as shields to minimize crosstalk.

The timing budget is defined by dynamic (jitter) and static errors (skew). Depending on the system architecture, a sub-set of parameters out of the data sheet is only affecting the timing budget. Jitter is a timing distribution of the clock signal and expresses the edge deviation from ideal. Jitter is composed of both deterministic and random (Gaussian) content.

Jitter is any edge deviation from the ideal. The causes of jitter include: power supply noise, thermal and mechanical noise from the input signal, reflection, EMI, and random noise. A few suggestions for reducing jitter include: power supply bypassing (10 μ F – 47 μ F) to prevent voltage droop and ripple due to current surges, filtering each V_{CC} pin (with 0.1 μ F) low effective series resistance capacitor, using proper termination, using differential signaling as opposed to single-ended signaling, and minimizing noise coupling by isolating other high frequency signals from the clock driver.

Period jitter is the deviation in cycle time of a signal with respect to an ideal period over a random sample of cycles. Period jitter is important since it includes the max/min frequency and it specifies the shortest clock period. It is important for the set-up and hold-time budget. Calculation with period jitter is sufficient for sub-systems using clock and data signals derived by the same clock source. Use phase jitter to calculate your jitter budget in case a signal comes into such subsystem from an external clock source (e.g. use of ADC, SerDes) or is generated from the clock source that feeds the clock buffer of interest. Period jitter can be measured with any oscilloscope. The trigger input and signal input both must be driven from the output of the clock driver.

Peak-to-peak (PP) period jitter is the total jitter range from minimum to maximum values of a clock signal. PP jitter increases indefinitely with recording time. Thus, PP jitter values are only meaningful if either the recording length or the relative bit error rate is known.

RMS period jitter is one standard deviation (1σ) of the PP jitter of a clock signal. RMS jitter is only valid for Gaussian (normal) distribution. RMS jitter is independent of the sampling window, and thus, better suited to compare performance of two or more devices where sampling time window differs or is unknown.

Cycle-to-cycle (CC) period jitter, a.k.a. adjacent cycle jitter, is the variation in cycle time of a signal between consecutive cycles, over a random sample of successive cycle pairs. CC jitter is also a good value to calculate the setup and hold-time budget since it defines the min/max variation of the timing variation from ideal for the next clock edge.

Phase jitter or accumulated jitter is the absolute deviation of a clock edge from its ideal position in timing. While period jitter only accounts the variation between clock periods, Phase jitter accumulates the error of each period and therefore is always bigger. The wider the recording time window is, the more frequency bandwidth becomes integrated into the total phase jitter. Phase jitter can also be measured by integrating phase noise over the frequency band of interest. Either way, the system designer must specify the minimum and maximum frequency for the integration.

For set-up and hold-time budget calculation the PP value of the phase jitter is important. Note that only the added phase noise by the clock driver is of interest to find the worse edge position between the master clock in the system and the subsystem. The absolute phase jitter of the master clock itself adds to all clock signals in the system, thus canceling its effect.

1.1.1 ADC and SerDes System


When using AD converter and SerDes transceiver, the incoming data are often sourced by a completely independent clock source and not synchronized to the main system clock (at least no short-term synchronization). Thus, the absolute phase jitter becomes important. A lower frequency band limit must be established (e.g., 12 kHz to full range). For AD converter, the limit on the low side relates to the sampling window of the ADC that becomes further processed by digital algorithms (e.g. DSP tap size for a FFT). For a SerDes PLL, low phase jitter is critical around the PLL's bandwidth. Thus jitter frequency has an upper and low limit (e.g., 12 kHz - 20 MHz for OC48).

Phase jitter can be measured with any oscilloscope. The trigger input must be fed by the clock signal driving the clock buffer under test, while the scope signal input must be driven from the output of the clock buffer under test.

Phase noise (PN) is the short-term instability caused by variation of frequency (phase) of a signal referenced to the carrier level and a function of the carrier offset (i.e., relative noise level within a 1-Hz bandwidth). Integration of PN over a given frequency band yields phase jitter RMS.

1.2 Test Setup

The block diagrams of the test setup are shown in Figure 1 and Figure 2. At 622.08 MHz, the clock source for the Tektronix 694C real time oscilloscope and the Tektronix 11801C digital sampling scope was provided by HP8696B, conditioned by HP8133A. A 622.08-MHz VCXO served as the clock source for the AeroFlex PN9000.



Note: The dotted lines indicates additional setup for crosstalk measurements.

Figure 1. Test Setup for Phase Jitter Measurements Taken From AeroFlex PN9000

The phase noise measurements were taken by the AeroFlex PN9000 phase noise measurement system using the added phase noise measurement technique. A 622.08-MHz VCXO was used as the low noise floor frequency source. The PN9000 equipment noise floor allows for measurements as low as -160 dBc and is capable of measuring -60 dBc below the VCXO, enabling it to accurately measure the noise contributed by the buffer.

The crosstalk measurements were taken with a second input signal in addition to the above setup. The second input signal was provided by the HP8656B at 622.18 MHz. The input pair fed by the VCXO was selected through the clock select pin CLK_SEL on each DUT.




Figure 2. Test Setup for Phase Jitter Measurements Taken From Tektronix TDS694C and 11801C

For both oscilloscope setups, the frequency source was the HP8656B signal generator via the HP8133A.

The Tektronix 11801C digital sampling oscilloscope was used to take both PP period jitter and RMS jitter measurements. The peak-to-peak measurements were obtained from a 700,000 hit plot. The RMS measurements were taken from a 0.4-mV section of a 20,000 hit plot.

The Tektronix 694C was used to measure PP, CC, and RMS jitter of the devices. It was connected through GPIB to a PC with Amherst M1™ software, which displayed the jitter measurements.

2 Measurement Data

2.1 Measurement Systems Compared




Figure 3. RMS Jitter Values Compared Among Three Different Test Setups

Most existing measurement methods of quantitatively measuring RMS jitter do not have the ability to exclude the noise caused by the reference clock source. Furthermore, most test equipment's noise floor is higher than the noise created within a clock buffer; therefore it is not sufficient to measure noise created by a clock buffer. The varying results shown Figure 3 indicates that the measurement systems used for the testing are not all of equal reliability. Only the PN9000 is capable of differentiating between the buffer and the noise floor, while the other measurement systems have noise floors that exceed that of the buffer. The results from the PN9000 show that CDCLVP110 has consistently the lowest noise floor at the tested frequencies. The CDCLVP110 causes the least amount of jitter from input to output and therefore is the best choice to meet the total timing budget requirements.

NOTE: The PN9000 is calibrated to measure at frequencies only above 250 MHz.

2.2 PN9000 Phase Noise Plots




Figure 4. Phase Noise Comparison at 622.08 MHz

Figure 4 presents the PN plots of the noise floor and the CDCLVP110 with and without crosstalk. The devices were each fed two different signals: the first and selected signal was from the 622.08-MHz VCXO, the second from the HP8656B at 622.18 MHz (100-kHz offset). The glitches (spikes) in the plots are due to the difference between the two input signals and thus are primarily seen at 100 kHz intervals.

As can be seen in Figure 4, the PN plot of the CDCLVP110 is not greatly affected by the effects of crosstalk and is limited at higher frequencies by the noise floor of the measurement system.

2.3 PN9000 Results




Figure 5. PN9000 Phase Jitter Measurements

The measurements displayed in Figure 5 were taken using the PN9000 with a 622.08-MHz VCXO as the selected signal source and the HP8656B as the second source at 622.18 MHz. Without crosstalk all three devices meet the <1-ps RMS jitter required by optical specifications, however, with crosstalk the 1 ps specification was violated by both competitors. As can be seen in Figure 5, the CDCLVP110 clock buffer is the least susceptible to crosstalk and therefore the only one of the three devices tested that does not violate the 1-ps RMS jitter specifications.

3 Summary

While there are numerous jitter measurement systems available, they do not all measure with the same accuracy. The data presented in this report included three different jitter measurement systems. It is evident from the test results and repeatability that the PN9000 provides the most dependable measurements of the three systems.

When choosing a clock buffer for a system with a timing budget requirement, the choice must be made carefully. It may appear that buffers do not have a significant amount of jitter, however when using two inputs the crosstalk must be considered. The data presented proves that the CDCLVP110 causes less jitter than its competitors and is also less susceptible to crosstalk.

The test conditions must be considered when evaluating data. The data collected through the test setups are likely the best possible results achievable. Real systems based on multiple ICs spaced closely to each other and powered by the same power supply may create more noise and worsen the jitter budget. In addition, the jitter measurements taken with the introduction of crosstalk indicate how susceptible the device is to crosstalk. In an actual system, the device would be subject to power supply fluctuations, noise from nearby ICs, and other variables, all of which compromise the performance of the clock buffers. The CDCLVP110 is the most favorable choice to meet the total system timing budget, as it is the only device of the three tested that meets the <1-ps RMS optical networking specification when crosstalk is taken into account. Ultimately, the designer is still responsible for minimizing the noise floor of his/her system.

4 Actual Test Data

Table 1. Output Jitter of Each Device Measured by PN9000

Device	Jitter (in ps)			
	RMS 10 Hz-20 MHz	RMS 10 Hz-20 MHz random noise only	RMS 12 kHz-20 MHz	PP 10 Hz-20 MHz
CDCLVP110	0.045	0.044	0.044	0.267
With crosstalk	0.497	0.073	0.497	1.71
Competitor A	0.084	0.083	0.083	0.502
With crosstalk	1.91	0.153	1.91	6.18
Competitor B	0.055	0.054	0.054	0.327
With crosstalk	1.72	0.108	1.72	5.48

Table 2. Output Jitter of Each Device Measured by Tektronix 694C

Device	Jitter (in ps)			
	PP	C-C(+)	C-C(-)	RMS
CDCLVP110	9	8	8	1.36
	9	9	8	1.32
	9	8	8	1.35
Competitor A	11	10	10	2.1
	11	10	11	2.09
	11	11	11	2.09
Competitor B	15	14	13	2.8
	15	13	13	2.74
	15	14	13	2.79

Table 3. Output Jitter of Each Device Measured by Tektronix 11801C

Device	Jitter (in ps)	
	PP	RMS
CDCLVP110	14.4	1.65
Competitor A	15.1	1.92
Competitor B	16	2.16

5 References

1. CDCLVP110 data sheet, Texas Instruments, (SCAS683A)
2. DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML, Texas Instruments application report, (SCAA062)
3. AC-Coupling Between LVPECL, LVDS, CML, and HSTL, Texas Instruments application report, (SCAA059)
4. Benefits of Using TI's Non-PLL Clock Buffer: Best in Class Phase Noise/Phase Jitter, Texas Instruments application report, (SCAA066)
5. CDCLVP110 user's guide, Texas Instruments, (SCAU007)
6. PCB Layout Guidelines for CDCLVP110, Texas Instruments, (SCAA057)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated