







**TMUX1101, TMUX1102** 

SCDS410D - MARCH 2019 - REVISED FEBRUARY 2024

## TMUX110x 5V, Low-Leakage-Current, 1:1 (SPST) Precision Switch

#### 1 Features

Wide supply range: 1.08V to 5.5V

Low leakage current: 3pA Low charge injection: -1.5pC

Low on-resistance: 1.8Ω

-40°C to +125°C operating temperature

1.8V logic compatible

Fail-safe logic

Rail to rail operation

Bidirectional signal path

Break-before-make switching

ESD protection HBM: 2000V

## 2 Applications

Sample-and-hold circuits

Feedback gain switching

Signal isolation

Field transmitters

Programmable logic controllers (PLC)

Factory automation and control

Ultrasound scanners

Patient monitoring and diagnostics

Electrocardiogram (ECG)

Data acquisition systems (DAQ)

Semiconductor test equipment

Battery test equipment

Instrumentation: lab, analytical, portable

Ultrasonic smart meters: water and gas

Optical networking

Optical test equipment

## 3 Description

The TMUX1101 and TMUX1102 are precision complementary metal-oxide semiconductor (CMOS) single-pole, single-throw (SPST) switches. A wide operating supply of 1.08V to 5.5V makes these devices an excellent choice for a broad array of applications from medical equipment to industrial systems. The devices support bidirectional analog and digital signals on the source (S) and drain (D) pins ranging from GND to V<sub>DD</sub>.

The logic control input (SEL) has 1.8V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating within the valid supply voltage range. The switch of the TMUX1101 is turned on when SEL is Logic 1, while TMUX1102 is turned on when SEL is Logic 0. Fail-Safe Logic circuitry allows voltages on the SEL pin to be applied before the supply pin, protecting the device from potential damage.


The TMUX110x devices are part of the precision switches and multiplexers family. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 3nA and small package options enable use in portable applications.

#### **Device Information**

PART NUMBER	CONTROL LOGIC(1)	PACKAGE <sup>(2)</sup>
TMUX1101 TMUX1102	Active High	DCK (SC70, 5)
	Active Low	DBV (SOT-23, 5)

See Device Comparison. (1)

For more information see Section 12.



**TMUX110x Block Diagrams** 



## **Table of Contents**


1 Features1	7.7 Bandwidth	16
2 Applications1	8 Detailed Description	17
3 Description1	8.1 Overview	
4 Device Comparison Table2	8.2 Functional Block Diagram	
5 Pin Configuration and Functions3	8.3 Feature Description	17
6 Specifications4	8.4 Device Functional Modes	19
6.1 Absolute Maximum Ratings4	9 Application and Implementation	20
6.2 ESD Ratings4	9.1 Application Information	20
6.3 Recommended Operating Conditions4	9.2 Typical Application - Sample-and-Hold Circuit	20
6.4 Thermal Information5	9.3 Typical Application - Switched Gain Amplifier	22
6.5 Electrical Characteristics (V <sub>DD</sub> = 5V ±10 %)5	9.4 Power Supply Recommendations	24
6.6 Electrical Characteristics (V <sub>DD</sub> = 3.3V ±10 %)6	9.5 Layout	24
6.7 Electrical Characteristics (V <sub>DD</sub> = 1.8V ±10 %)7	10 Device and Documentation Support	
6.8 Electrical Characteristics (V <sub>DD</sub> = 1.2V ±10 %)8	10.1 Documentation Support	26
6.9 Typical Characteristics10	10.2 Receiving Notification of Documentation Updates	26
7 Parameter Measurement Information13	10.3 Support Resources	26
7.1 On-Resistance13	10.4 Trademarks	26
7.2 Off-Leakage Current13	10.5 Electrostatic Discharge Caution	26
7.3 On-Leakage Current14	10.6 Glossary	26
7.4 Transition Time14	11 Revision History	26
7.5 Charge Injection15	12 Mechanical, Packaging, and Orderable	
7.6 Off Isolation15	Information	27

# **4 Device Comparison Table**

PRODUCT	DESCRIPTION			
TMUX1101	Low-Leakage-Current, 1:1 (SPST), Precision Switch (Logic High)			
TMUX1102	Low-Leakage-Current, 1:1 (SPST), Precision Switch (Logic Low)			



## **5 Pin Configuration and Functions**






Figure 5-1. DCK Package 5-Pin SC70 (Top View)

Figure 5-2. DBV Package 5-Pin SOT-23 (Top View)

**Table 5-1. Pin Functions** 

PIN		<b>TYPE</b> (1)	DESCRIPTION <sup>(2)</sup>		
NAME	NO.	I I FEW	DESCRIPTION (**)		
D	1	I/O	Drain pin. Can be an input or output.		
S	2	I/O	Source pin. Can be an input or output.		
GND	3	Р	Ground (0V) reference		
SEL	4	I	Logic control input. Controls the switch state as shown in Section 8.4.1.		
VDD	5	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ between $V_{DD}$ and GND.		

- (1) I = input, O = output, I/O = input and output, and P = power.
- (2) Refer to Section 8.4 for what to do with unused pins.



## **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.5	6	V
V <sub>SEL</sub>	Logic control input pin voltage (SELx)	-0.5	6	V
I <sub>SEL</sub>	Logic control input pin current (SELx)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, Dx)	-0.5	V <sub>DD</sub> +0.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, Dx)	I <sub>DC</sub> ± 10 % <sup>(4)</sup>	I <sub>DC</sub> ± 10 % <sup>(4)</sup>	mA
Is or I <sub>D (PEAK)</sub>	Source and drain peak current: (1 ms period max, 10% duty cycle maximum) (Sx, Dx)	I <sub>peak</sub> ± 10 % <sup>(4)</sup>	I <sub>peak</sub> ± 10 % <sup>(4)</sup>	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
P <sub>tot</sub>	Total power dissipation <sup>(5)</sup> (6)		250	mW
TJ	Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Refer to Recommended Operating Conditions for I<sub>DC</sub> and I<sub>Peak</sub> ratings.
- 5) For DBV(SOT-23) package: P<sub>tot</sub> derates linearly above TA = 93°C by 4.45mW/°C.
- (6) For DCK(SC70) package: P<sub>tot</sub> derates linearly above TA = 62°C by 2.87mW/°C.

## 6.2 ESD Ratings

		VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
$V_{(ESD)}$	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage		1.08		5.5	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin)	(Sx, Dx)	0		$V_{DD}$	V
V <sub>SEL</sub>	Logic control input pin voltage (SELx)		0		5.5	V
T <sub>A</sub>	Ambient temperature		-40		125	°C
	Continuous current through switch	Tj = 25°C		150		mA
		Tj = 85°C		120		mA
I <sub>DC</sub>		Tj = 125°C		60		mA
		Tj = 130°C		50		mA
		Tj = 25°C		300		mA
	Peak current through switch(1 ms period max, 10%	Tj = 85°C		300		mA
I <sub>peak</sub>	duty cycle maximum)	Tj = 125°C	50 300 300 180	mA		
	<u> </u>	Tj = 130°C		160		mA



## **6.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		TMUX1101		
		DCK (SC70)	DBV (SOT-23)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	348.5	224.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	238.3	150.6	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	205.7	130.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	141.4	74.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	204.7	129.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics (V<sub>DD</sub> = 5V ±10 %)

at  $T_A = 25$ °C,  $V_{DD} = 5V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		1.8	4	Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10mA$	-40°C to +85°C			4.5	Ω
		Refer to On-resistance	-40°C to +125°C			4.9	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.85		Ω
R <sub>ON</sub>	On-resistance flatness	I <sub>SD</sub> = 10mA	-40°C to +85°C			1.6	Ω
FLAT		Refer to On-resistance	-40°C to +125°C			1.6	Ω
		V <sub>DD</sub> = 5V	25°C	-0.08	±0.005	0.08	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 4.5V / 1.5V	-40°C to +85°C	-0.3		0.3	nA
'S(OFF)	Source off leakage current(1)	V <sub>S</sub> = 1.5V / 4.5V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 5V	25°C	-0.08	±0.005	0.08	nA
In (oss)		Switch Off V <sub>D</sub> = 4.5V / 1.5V	-40°C to +85°C	-0.3		0.3	nA
I <sub>D(OFF)</sub>		$V_S = 1.5V / 1.5V$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 5V	25°C	-0.025	±0.003	0.025	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 2.5V$	-40°C to +85°C	-0.2		0.2	nA
I <sub>S(ON)</sub>		Refer to On-leakage current	-40°C to +125°C	-0.95		0.95	nA
		V <sub>DD</sub> = 5V	25°C	-0.1	±0.01	0.1	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 4.5V / 1.5V$	-40°C to +85°C	-0.35		0.35	nA
I <sub>S(ON)</sub>		Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.49		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.87	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.06	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
	I .	1					

## 6.5 Electrical Characteristics (V<sub>DD</sub> = 5V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TY	P MAX	UNIT
POWE	R SUPPLY					
	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	25°C	0.00	3	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs – 0v or 5.5v	-40°C to +125°C		1	μA
DYNAN	IIC CHARACTERISTICS		•			
		V <sub>S</sub> = 3V	25°C	1	2	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 200\Omega$ , $C_L = 15pF$	-40°C to +85°C		17	ns
		Refer to Transition time	-40°C to +125°C		18	ns
Q <sub>C</sub>	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$ , $C_L = 1nF$ Refer to Charge injection	25°C	-1.	5	рC
0	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off isolation	25°C	-6	2	dB
O <sub>ISO</sub>		$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Off isolation	25°C	-4	0	dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C	30	0	MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6	pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C	1	0	pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C	1	7	pF

<sup>(1)</sup> When  $V_S$  is 4.5V,  $V_D$  is 1.5V or when  $V_S$  is 1.5V,  $V_D$  is 4.5V.

## 6.6 Electrical Characteristics ( $V_{DD}$ = 3.3V ±10 %)

at  $T_A = 25$ °C,  $V_{DD} = 3.3V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH	,	,			'	
		$V_S = 0V \text{ to } V_{DD}$	25°C		3.7	8.8	Ω
$R_{ON}$	On-resistance	I <sub>SD</sub> = 10mA	-40°C to +85°C			9.5	Ω
		Refer to On-resistance	-40°C to +125°C			9.8	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		1.9		Ω
R <sub>ON</sub> FLAT	On-resistance flatness	I <sub>SD</sub> = 10mA	-40°C to +85°C		2		Ω
FLAI		Refer to On-resistance	-40°C to +125°C		2.2		Ω
	Source off leakage current <sup>(1)</sup>	$V_{DD}$ = 3.3V Switch Off $V_{D}$ = 3V / 1V $V_{S}$ = 1V / 3V Refer to Off-leakage current	25°C	-0.05	±0.001	0.05	nA
I <sub>S(OFF)</sub>			-40°C to +85°C	-0.2		0.2	nΑ
'S(UFF)			-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 3.3V	25°C	-0.05	±0.001	0.05	nΑ
Invoces	Drain off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 3V / 1V	-40°C to +85°C	-0.2		0.2	nΑ
I <sub>D(OFF)</sub>	Diam on leakage current	V <sub>S</sub> = 1V / 3V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 3.3V	25°C	-0.1	±0.005	0.1	nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On $V_D = V_S = 3V / 1V$	-40°C to +85°C	-0.35		0.35	nA
I <sub>S(ON)</sub>		Refer to On-leakage current	-40°C to +125°C	-2		2	nA

## 6.6 Electrical Characteristics (V<sub>DD</sub> = 3.3V ±10 %) (continued)

at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 3.3V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TY	MAX	UNIT
LOGIC	INPUTS (SEL)		<u>'</u>			
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.35	5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0	8.0	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C	±0.00	5	μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C		±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1	pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		2	pF
POWE	SUPPLY			•		
	V	Lania innuta - OV an F FV	25°C	0.00	2	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C		0.65	μA
DYNAN	IIC CHARACTERISTICS			1		
	Transition time from control input	$V_S = 2V$ $R_L = 200\Omega$ , $C_L = 15pF$ Refer to Transition time	25°C	1-	1	ns
t <sub>TRAN</sub>			-40°C to +85°C		20	ns
			-40°C to +125°C		22	ns
Q <sub>C</sub>	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$ , $C_L = 1nF$ Refer to Charge injection	25°C	-1.:	5	рС
0	Off Lockston	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off isolation	25°C	-6.	2	dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Off isolation	25°C	-4	)	dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C	30	)	MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		3	pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C	1	)	pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C	1	7	pF

<sup>(1)</sup> When  $V_S$  is 3V,  $V_D$  is 1V or when  $V_S$  is 1V,  $V_D$  is 3V.

## 6.7 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %)

at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 1.8V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS TA		MIN	TYP	MAX	UNIT
ANALO	G SWITCH					,	
		$V_S = 0V \text{ to } V_{DD}$	25°C		40		Ω
R <sub>ON</sub> On-resistance		I <sub>SD</sub> = 10mA	–40°C to +85°C			80	Ω
		Refer to On-resistance	–40°C to +125°C			80	Ω
		V <sub>DD</sub> = 1.98V	25°C	-0.05	±0.001	0.05	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1.62V / 1V	–40°C to +85°C	-0.2		0.2	nA
	Source of Islandge outform	V <sub>S</sub> = 1V / 1.62V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA



## 6.7 Electrical Characteristics (V<sub>DD</sub> = 1.8V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>DD</sub> = 1.98V	25°C	-0.05	±0.001	0.05	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch Off $V_D = 1.62V / 1V$	–40°C to +85°C	-0.2		0.2	nA
·D(OFF)	J.a S. Isanags sansin	V <sub>S</sub> = 1V / 1.62V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 1.98V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$ $I_{S(ON)}$	Channel on leakage current	Switch On $V_D = V_S = 1.62V / 1V$	–40°C to +85°C	-0.35		0.35	nA
·3(ON)		Refer to On-leakage current	–40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
$V_{IH}$	Input logic high		–40°C to +125°C	1.07		5.5	V
$V_{IL}$	Input logic low		–40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		–40°C to +125°C			2	pF
POWER	RSUPPLY						
l	V <sub>DD</sub> supply current	Logic inputs = 0V or 5.5V	25°C		0.001		μΑ
I <sub>DD</sub>	VDD supply current	Logic inputs – 0 v or 0.0 v	–40°C to +125°C			0.45	μΑ
DYNAM	IIC CHARACTERISTICS						
		V <sub>S</sub> = 1V	25°C		25		ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 200\Omega, C_L = 15pF$	–40°C to +85°C			44	ns
		Refer to Transition time	–40°C to +125°C			44	ns
$Q_C$	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$ , $C_L = 1nF$ Refer to Charge injection	25°C		-1.5		рC
0	Off Lands there	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off isolation	25°C		-62		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Off isolation	25°C		-40		dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C		300		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		10		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		17		pF

<sup>(1)</sup> When  $V_S$  is 1.62V,  $V_D$  is 1V or when  $V_S$  is 1V,  $V_D$  is 1.62V.

## 6.8 Electrical Characteristics ( $V_{DD} = 1.2V \pm 10 \%$ )

	PARAMETER	TEST CONDITIONS TA		MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
R <sub>ON</sub> On-resistance		$V_e = 0V$ to $V_{DD}$	25°C		70		Ω
	On-resistance	$V_S = 0V \text{ to } V_{DD}$ $I_{SD} = 10\text{mA}$	-40°C to +85°C			105	Ω
		Refer to On-resistance	-40°C to +125°C			105	Ω



# 6.8 Electrical Characteristics (V<sub>DD</sub> = 1.2V ±10 %) (continued)


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>DD</sub> = 1.32V	25°C	-0.05	±0.001	0.05	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1V / 0.8V	-40°C to +85°C	-0.2		0.2	nA
·5(OFF)	Source on loakage carroin	V <sub>S</sub> = 0.8V / 1V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 1.32V	25°C	-0.05	±0.001	0.05	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 1V / 0.8V	–40°C to +85°C	-0.2		0.2	nA
ID(OFF)		V <sub>S</sub> = 0.8V / 1V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 1.32V	25°C	-0.1	±0.005	0.1	nA
Channel on leakage	Channel on leakage current	Switch On $V_D = V_S = 1V / 0.8V$	–40°C to +85°C	-0.35		0.35	nA
Is(on)		Refer to On-leakage current	–40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
$V_{IH}$	Input logic high		–40°C to +125°C	0.96		5.5	V
$V_{IL}$	Input logic low		–40°C to +125°C	0		0.36	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY				-		
	V cumply current	Logic inputs = 0V or 5.5V	25°C		0.001		μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs – 00 or 5.50	-40°C to +125°C			0.38	μΑ
DYNAN	IIC CHARACTERISTICS						
		V <sub>S</sub> = 1V	25°C		55		ns
$t_{TRAN}$	Transition time from control input	$R_L = 200\Omega$ , $C_L = 15pF$	–40°C to +85°C			190	ns
		Refer to Transition time	–40°C to +125°C			190	ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S$ = 1V $R_S$ = 0 $\Omega$ , $C_L$ = 1nF Refer to Charge injection	25°C		-1.5		рС
0	Off In a lation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 1MHz Refer to Off isolation	25°C		-62		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50\Omega$ , $C_L = 5pF$ f = 10MHz Refer to Off isolation	25°C		-42		dB
BW	Bandwidth	$R_L = 50\Omega$ , $C_L = 5pF$ Refer to Bandwidth	25°C		300		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1MHz	25°C		10		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1MHz	25°C		17		pF

<sup>(1)</sup> When  $V_S$  is 1V,  $V_D$  is 0.8V or when  $V_S$  is 0.8V,  $V_D$  is 1V.



## **6.9 Typical Characteristics**


At  $T_A = 25$ °C,  $V_{DD} = 5V$  (unless otherwise noted).





## **6.9 Typical Characteristics (continued)**


At  $T_A = 25$ °C,  $V_{DD} = 5V$  (unless otherwise noted).





## **6.9 Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $V_{DD} = 5V$  (unless otherwise noted).



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



### 7 Parameter Measurement Information

### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (S) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in Figure 7-1. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




Figure 7-1. On-Resistance Measurement Setup

### 7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in Figure 7-2.




Figure 7-2. Off-Leakage Measurement Setup



## 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 7-3. On-Leakage Measurement Setup

### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure transition time, denoted by the symbol  $t_{TRANSITION}$ .




Figure 7-4. Transition-Time Measurement Setup

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 7.5 Charge Injection

The TMUX110x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . Figure 7-5 shows the setup used to measure charge injection from source (S) to drain (D).




Figure 7-5. Charge-Injection Measurement Setup

### 7.6 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (S) of an off-channel. The characteristic impedance,  $Z_0$ , for the measurement is  $50\Omega$ . Figure 7-6 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 7-6. Off Isolation Measurement Setup

Off Isolation = 
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (1)

### 7.7 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (S) of an on-channel, and the output is measured at the drain pin (D) of the device. The characteristic impedance,  $Z_0$ , for the measurement is  $50\Omega$ . Figure 7-7 shows the setup used to measure bandwidth.




Figure 7-7. Bandwidth Measurement Setup




## **8 Detailed Description**

#### 8.1 Overview

The TMUX1101 and TMUX1102 are 1:1 (SPST) switches. The TMUX110x devices have a controllable single-pole, single-throw switch that is turned on or off based on the state of the select pin. The switch of the TMUX1101 is turned on with a Logic 1 on the select pin, while a Logic 0 is required to turn on switch in the TMUX1102. The following figure shows the functional block diagram for the TMUX110x devices.

## 8.2 Functional Block Diagram



ALL SWITCHES SHOWN FOR A LOGIC 0 INPUT

## 8.3 Feature Description

## 8.3.1 Bidirectional Operation

The TMUX110x conducts equally well from source (S) to drain (D) or from drain (D) to source (S). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail-to-Rail Operation

The valid signal path input/output voltage for TMUX110x ranges from GND to V<sub>DD</sub>.

#### 8.3.3 1.8V Logic Compatible Inputs

The TMUX110x devices have 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the TMUX110x devices to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. The current consumption of the TMUX110x devices increase when using 1.8V logic with higher supply voltage as shown in Figure 6-10. For more information on 1.8V logic implementations refer to Simplifying Design with 1.8V logic Muxes and Switches.

### 8.3.4 Fail-Safe Logic

The TMUX110x supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pin. For example, the Fail-Safe Logic feature allows the select pin of the TMUX110x devices to be ramped to 5.5V while  $V_{DD} = 0V$ . Additionally, the feature enables operation of the TMUX110x with  $V_{DD} = 1.2V$  while allowing the select pin to interface with a logic level of another device up to 5.5V.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

## 8.3.5 Ultra-Low Leakage Current

The TMUX110x devices provide extremely low on-leakage and off-leakage currents. The TMUX110x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 8-1 shows typical leakage currents of the TMUX110x devices versus temperature at  $V_{DD}$  = 5V.




Figure 8-1. Leakage Current vs Temperature

### 8.3.6 Ultra-Low Charge Injection

The TMUX110x devices have a transmission gate topology, as shown in Figure 8-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.

The TMUX110x devices have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to -1.5pC at  $V_S = 1V$  as shown in Figure 8-3.




Figure 8-2. Transmission Gate Topology




Figure 8-3. Charge Injection vs Source Voltage



#### 8.4 Device Functional Modes

The TMUX110x devices have a controllable single-pole, single-throw switch that is turned on or turned off based on the state of the corresponding select pin. The control pin can be as high as 5.5V.

The TMUX110x devices can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or  $V_{DD}$  in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connection to GND.

#### 8.4.1 Truth Tables

Table 8-1 and Table 8-2 lists the truth tables for the TMUX1101 and TMUX1102 respectively.

Table 8-1. TMUX1101 Truth Table

SEL	SWITCH STATE
0	OFF (HI-Z)
1	ON

Table 8-2. TMUX1102 Truth Table

SEL	SWITCH STATE
0	ON
1	OFF (HI-Z)

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The TMUX11xx family offers ultra-low input and output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX110x have a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

## 9.2 Typical Application - Sample-and-Hold Circuit

One useful application to take advantage of the TMUX1101 and TMUX1102's performance is the sample-and-hold circuit. A sample-and-hold circuit can be useful for an analog to digital converter (ADC) to sample a varying input voltage with improved reliability and stability. It can also be used to store the output samples from a single digital-to-analog converter (DAC) in a multi-output application. A simple sample-and-hold circuit can be realized using an analog switch such as the TMUX1101, and TMUX1102 analog switches. Figure 9-1 shows a single channel sample-and hold circuit using either of the TMUX110x devices.




Figure 9-1. Single Channel Sample-and-Hold Circuit Example

An optional op amp is used before the switch since driving large capacitive loads is a typical limitation of buffered DACs. The additional buffer stage is included following the DAC to prevent potential stability problems from driving a large capacitive load.

Generally, the switch delivers only the input signals to the holding capacitors. However, when the switch is toggled, some amount of charge is transferred to the switch output in the form of charge injection, resulting in a pedestal sampling error. The TMUX1101 and TMUX1102 switches have excellent charge injection performance of only -1.5pC, making them excellent choices for this implementation to minimize sampling error. The pedestal error voltage is indirectly related to the size of the capacitance on the output, for better precision a larger capacitor is required due to charge injection.

## 9.2.1 Design Requirements

The purpose of this precision design is to implement an optimized single channel sample-and-hold circuit using a precision 1:1 (SPST) CMOS switch. The sample-and-hold circuit needs to be capable of supporting high accuracy with minimized pedestal error and fast settling time.

## 9.2.2 Detailed Design Procedure

The TMUX1101 or TMUX1102 switch is used in conjunction with the voltage holding capacitors (C<sub>H</sub>) to implement the sample-and-hold circuit. The basic operation is:


- 1. When the switch is closed, it samples the input voltage and charges the holding capacitors (C<sub>H</sub>) to the input voltage values.
- 2. When the switch is open, the holding capacitors (C<sub>H</sub>) holds its previous value, maintaining stable voltage at the amplifier output (V<sub>OUT</sub>).

Due to switch and capacitor leakage current, as well as amplifier bias current, the voltage on the hold capacitors droops with time. The TMUX1101 and TMUX1102 minimize the droops due to its ultra-low leakage performance. At 25°C, the TMUX1101 and TMUX1102 have extremely low leakage current of 3pA typical.

Refer to Sample and Hold Glitch Reduction for Precision Outputs Reference Design for more information on sample-and-hold circuits.

#### 9.2.3 Application Curve

TMUX1101 and TMUX1102 have excellent charge injection performance and ultra-low leakage current, making them excellent choices to minimize sampling error for the sample-and-hold application. The charge injection and leakage performance are shown in Figure 9-2 and Figure 9-3 respectively.






Figure 9-2. Charge Injection vs Source Voltage

Figure 9-3. On-Leakage vs Source or Drain Voltage



## 9.3 Typical Application - Switched Gain Amplifier

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on the switch path, the TMUX110x allows the system to have multiple gain settings. An external resistor ensures the amplifier is not operating in an open loop configuration. A transimpedance amplifier (TIA) for photodiode inputs is a common circuit that requires gain control using a switch to convert the output current of the photodiode into a voltage for the MCU or processor. The amount of light present during a photodiode measurement is dependent on the time of day and available light source. An external switch such as the TMUX110x can be utilized to increase the gain when a smaller photodiode current is present. The leakage current, capacitance, and charge injection performance of the TMUX110x are key specifications to evaluate when selecting a device for gain control. An example switched gain amplifier circuit is shown in Figure 9-4.




Figure 9-4. Configurable Gain Setting of a TIA Circuit

#### 9.3.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V <sub>DD</sub> )	3.3V
Input / Output signal range	0μΑ to 10μΑ
Control logic thresholds	1.8V compatible



## 9.3.2 Detailed Design Procedure

The TMUX110x devices can be operated without any external components except for the supply decoupling capacitors. All inputs signals passing through the switch must fall within the recommended operating conditions of the TMUX110x, including signal range and continuous current. For this design example, with a supply of 3.3V, the signals can range from 0V to 3.3V when the device is powered. The maximum continuous current can be 30mA.

Photodiodes commonly have a current output that ranges from a few hundred picoamps to tens of microamps based on the amount of light being absorbed. The TMUX110x devices have a typical On-leakage current of less than 10pA, which would lead to an accuracy well within 1% of a full scale 10µA signal. The low ON and OFF capacitance of the TMUX110x improves system stability by minimizing the total capacitance on the output of the amplifier. Lower capacitance leads to less overshoot and ringing in the system, which can cause the amplifier circuit to become unstable if the phase margin is not at least 45°. Refer to *Improve Stability Issues with Low Con Multiplexers* for more information on calculating the phase margin versus percent overshoot.

#### 9.3.3 Application Curve

The TMUX110x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.




Figure 9-5. On-Leakage vs Source or Drain Voltage



## 9.4 Power Supply Recommendations

The TMUX110x devices operate across a wide supply range of 1.08V to 5.5V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from  $0.1\mu F$  to  $10\mu F$  from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

## 9.5 Layout

### 9.5.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9-6 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 9-6. Trace example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 9-7 shows an example of a PCB layout with the TMUX110x. Some key considerations are as follows:

- Decouple the V<sub>DD</sub> pin with a 0.1µF capacitor, placed as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

#### 9.5.2 Layout Example




Figure 9-7. TMUX110x Layout Example



## 10 Device and Documentation Support

## **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Sample and Hold Glitch Reduction for Precision Outputs Reference Design.
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

## 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (November 2019) to Revision D (February 2024)	Page
<ul> <li>Updated the numbering format for tables, figures, and cross-references throughout the defendance</li> </ul>	ocument1
Updated Is or Id (Continuous Current) values	4
Added Ipeak values to Recommended Operating Conditions table	4
Changes from Revision B (August 2019) to Revision C (November 2019)	Page
Changes from Revision B (August 2019) to Revision C (November 2019)  Added links in the applications section	Page



4/4	IEXAS
•	<b>INSTRUMENTS</b>
www.ti	com

Changes from Revision A (March 2019) to Revision B (August 2019)	Page
Deleted the Product Preview note from the Device Information table	1
Deleted the Product Preview note from the Device Comparison table	2
Added DBV (SOT-23) thermal values to Thermal Information	5
Changes from Revision * (March 2019) to Revision A (July 2019)	Page
Changed the document From: Advanced Information To: Mixed Status.	1

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-Jul-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1101DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1W1F	Samples
TMUX1101DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	101	Samples
TMUX1102DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1W3F	Samples
TMUX1102DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	102	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

www.ti.com 11-Jul-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jan-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1101DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMUX1101DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TMUX1102DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMUX1102DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com 12-Jan-2024



### \*All dimensions are nominal

	7 till dillitoriolorio di o monimidi							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TMUX1101DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
ı	TMUX1101DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
ı	TMUX1102DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
	TMUX1102DCKR	SC70	DCK	5	3000	180.0	180.0	18.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated