





INA146 SBOS109A - SEPTEMBER 1999 - REVISED NOVEMBER 2023


INA146 High-voltage, Programmable Gain Difference Amplifier

1 Features

- High common-mode voltage:
 - 40 V at $V_S = 5$ V
 - ±100 V at $V_S = \pm 15 \text{ V}$
- Differential gain = 0.1 V/V TO 100 V/V:
 - Set with External Resistors
- Low quiescent current: 570 µA
- Wide supply range:
 - Single Supply: 4.5 V to 36 V
 - Dual Supplies: ±2.25 V to ±18 V
- Low gain error: 0.025%
- High common-mode rejection: 80 dB

2 Applications

- Battery cell formation & test equipment
- AC drive control module
- **HVAC** controller
- Professional audio amplifier (rack mount)
- Programmable DC power source
- Data acquisition (DAQ)



INA146 Simplified Block Diagram

3 Description

The INA146 is a precision difference amplifier that can be used to accurately attenuate high differential voltages and reject high common-mode voltages for compatibility with common signal processing voltage levels. High-voltage capability also affords inherent input protection. The input common-mode range extends beyond both supply rails, making the INA146 an excellent choice for both single and dual supply applications.

On-chip precision resistors are laser-trimmed to achieve accurate gain and high common-mode rejection. Excellent TCR tracking of these resistors provides continued high precision over temperature.

A 10:1 difference amplifier provides 0.1 V/V gain when the output amplifier is used as a unity-gain buffer. In this configuration, input voltages up to ±100 V can be measured. Gains greater than 0.1 V/V can be set with an external resistor pair without affecting the common-mode input range.

The INA146 is available in the SO-8 surfacemount package specified for the extended industrial temperature range, -40°C to 85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE SIZE (2)
INA146	SOIC (8)	−40°C to 85°C	4.90 mm × 6.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Table of Contents

1 Features1	6 Application and Implementation1
2 Applications1	6.1 Application Information1
3 Description1	7 Device and Documentation Support17
4 Pin Configuration and Functions3	7.1 Third-Party Products Disclaimer17
5 Specifications4	7.2 Documentation Support1
5.1 Absolute Maximum Ratings4	7.3 Receiving Notification of Documentation Updates1
5.2 ESD Ratings 4	7.4 Support Resources17
5.3 Recommended Operating Conditions4	7.5 Trademarks17
5.4 Thermal Information4	7.6 Electrostatic Discharge Caution17
5.5 Electrical Characteristics V _S = ±2.25 V to ±18 V5	7.7 Glossary17
5.6 Electrical Characteristics V _S = 5 V Single Supply6	8 Revision History18
5.7 Amplifier A1, A2 Performance7	9 Mechanical, Packaging, and Orderable Information 19
5.8 Typical Performance Curves8	. • •



4 Pin Configuration and Functions

Top View SO-8




Figure 4-1. INA146 D Package, 8-Pin SOIC (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE(')	DESCRIPTION
Ref	1	I	Reference input. This pin must be driven by a low impedance source.
V _{IN-}	2	I	Negative (inverting) input
V _{IN+}	3	I	Positive (non-inverting) input
V _S -	4	-	Negative supply
R_G	5	I	Gain setting input. Place a resistor network between pin 1 and pin 5.
Vo	6	0	Output of amplifier A2
V _{S+}	7	-	Positive supply
V _{O1}	8	0	Output of amplifier A1

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V	Cumply voltage	Dual supply, $V_S = (V_{S+}) - (V_{S-})$		±18	V
Vs	Supply voltage	Single supply, $V_S = (V_{S+}) - 0 \text{ V}$		36	V
V _{IN+} , V _{IN-}	Signal input voltage			±100	V
	Signal input current			±1	mA
	Output short-circuit ⁽²⁾		Conti	nuous	
T _A	Operating temperature		-55	125	°C
T _{stg}	Storage temperature		-55	125	°C
TJ	Junction temperature			150	°C
	Lead temperature (solde	ring, 10 s)		240	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	, v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		·	MIN	TYP	MAX	UNIT
Vs	Commissions	Single-supply	4.5	30	36	
	Supply voltage	Dual-supply	±2.25	±15	±18	V
T _A	Specified temperature	Specified temperature			85	°C

5.4 Thermal Information

		INA146	
	THERMAL METRIC ⁽¹⁾	SO-8	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	43.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: INA146

⁽²⁾ Short-circuit to V_S / 2.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.5 Electrical Characteristics V_S = ±2.25 V to ±18 V at T_A = 25°C, V_S = ±2.25 V to ±18 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 0.1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	$V_{REF} = 0 \text{ V, } V_{CM} = V_S / 2, \text{ a}$ TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
Vos	Offset voltage, V _O	RTI, V _S = ±15 V, V _{CM} = 0	V		±1	±5	mV
	Offset voltage, V _{O1}	RTI			±1		mV
	Offset voltage drift	RTI, T _A = -40°C to 85°C			±10		μV/°C
PSRR	Power-supply rejection ratio	RTI, $V_S = \pm 1.35 \text{ V to } \pm 18$	V		±100	±600	μV/V
V _{CM}	Common-mode voltage (1)	V _S = ±15 V, V _{IN} = 0 V		-100		100	V
* CIVI		RTI, 11 (-V _S) < V _{CM} < 11	$(V_0 - 1)$ $R_0 = 0.0$	70	80	100	•
CMRR	Common-mode voltage rejection	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	(15 1),115 0 12	64	74		dB
	Differential input	Non-inverting input		0.	110		
	impedance	Inverting input			91.7		kΩ
	Common-mode input impedance				55		kΩ
BIAS CI	JRRENT						
I _B	Bias Current	V _{CM} = V _S / 2			±50		nA
Ios	Offset Current				±5		nA
NOISE							
^	Voltago noigo	RTI, f _B = 0.1 Hz to 10 Hz			12		μV _{PP}
e _N	Voltage noise	RTI, f = 1 kHz			550		nV/√ Hz
GAIN							
	Gain			0.1		100	V/V
GE	Gain error	V _O = (V–) + 0.15 V to (V+) – 1 V, R _L = 100 kΩ, G = 1		±0.025	±0.1	%
		$V_O = (V-) + 0.3 \text{ V to } (V+)$	$- 1.25 \text{ V}, \text{ R}_{\text{L}} = 10 \text{ k}\Omega, \text{ G} = 1$		±0.025	±0.1	/0
		T = 40°C to 05°C	V _O = (V–) + 0.25 V to (V+) – 1 V, R _L = 100 kΩ, G = 1		±1	±10	nnm/°C
	Gain error drift ⁽²⁾	$T_A = -40$ °C to 85°C	$V_O = (V-) + 0.5 \text{ V to } (V+) - 1.25 \text{ V}, R_L = 10 \text{ k}\Omega, G = 1$		±1	±10	ppm/°C
	Gain nonlinearity	$V_O = (V-) + 0.3 \text{ V to } (V+)$	– 1.25 V, G = 1		±0.001	±0.01	% of FSR
OUTPU	T						
				(V–) + 0.15		(V+) – 1	
	Output voltage	$R_L = 100 \text{ k}\Omega, G = 1$	T _A = -40°C to 85°C	(V-) + 0.25		(V+) – 1	V
				(V-) + 0.3		(V+) - 1.25	
		$R_L = 10 \text{ k}\Omega, G = 1$	T _A = -40°C to 85°C	(V-) + 0.5		(V+) - 1.25	
C _L	Load capacitance	Stable operation			1		nF
I _{SC}	Short-circuit current	Continuous to V _S / 2			±15		mA
FREQU	ENCY RESPONSE	1					
D14/	B 1 1 1 1 1 1 B	G = 0.1			550		
BW	Bandwidth, –3 dB	G = 1		50			kHz
SR	Slew rate				0.3		V/µs
	Cattling time	To 0.1%,	V _O = 10 V-step		40		
t _S	Settling time	To 0.01%	V _O = 10 V-step		80		μs
	Overload recovery	50% input overload	•		40		μs
POWER	SUPPLY						
	Quiggent ourset	V _{IN} = 0 V			±570	±700	
IQ	Quiescent current	T _A = -40°C to 85°C				±750	μA

⁽¹⁾ Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

Specified by wafer test.



5.6 Electrical Characteristics $V_S = 5 V$ Single Supply

at T_A = 25°C, V_S = 5 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 0.1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT			1201200000			31	
Vos	Offset voltage, V _O	RTI, V _{CM} = 0 V			±3	±10	mV
- 03	Offset voltage, V _{O1}	RTI, V _{CM} = 0 V			±1		mV
	Offset voltage drift	RTI, T _A = -40°C to 85°C			±10		μV/°C
PSRR	Power-supply rejection ratio	RTI, V _S = ±1.35 V to ±18 V			±100	±600	μV/V
V _{CM}	Common-mode voltage (1)	V _{IN} = 0 V		-25		19	V
	Common-mode voltage	$V_{CM} = -25 \text{ V to } 19 \text{ V, R}_S = 0$) Ω	70	80		-
CMRR	rejection	$T_A = -40$ °C to 85°C		64	74		dB
	Differential input	Non-inverting input			110		
	impedance	Inverting input			91.7		kΩ
	Common-mode input impedance			55		kΩ	
BIAS CI	JRRENT						
I _B	Bias Current	V _{CM} = V _S / 2			±50		nA
Ios	Offset Current	V _{CM} = V _S / 2			±5		nA
NOISE							
_	\/-lh	RTO, f _B = 0.1 Hz to 10 Hz			12		μV _{PP}
e _N	Voltage noise	RTO, f = 1 kHz			550		nV/√ Hz
GAIN				,			
	Gain			0.1		100	V/V
CF.	Cain array	V _O = 0.15 V to 4 V, R _L = 100) kΩ	,	±0.025	±0.1	0/
GE	Gain error	V _O = 0.3 V to 3.75 V, R _L = 1	0 kΩ	,	±0.025	±0.1	%
	C-i	T - 40°C t- 05°C	$V_{O} = 0.25 \text{ V to 4 V}, R_{L} = 100$ $k\Omega$		±1	±10	
	Gain error drift ⁽²⁾	$T_A = -40$ °C to 85°C	$V_{O} = 0.5 \text{ V to } 3.75 \text{ V, R}_{L} = 10 \text{ k}\Omega$		±1	±10	- ppm/°C
	Gain nonlinearity	V _O = 0.3 V to 3.75 V			±0.001	±0.01	% of FSR
OUTPU	Т						
		R _L = 100 kΩ		0.15		4	
	Output voltage	KL - 100 K22	$T_A = -40$ °C to 85°C	0.25		4	V
	Output voltage	B = 10 kO		0.3		3.75	\ \ \
		$R_L = 10 \text{ k}\Omega$	$T_A = -40$ °C to 85°C	0.5		3.75	
C _L	Load capacitance	Stable operation			1		nF
I _{SC}	Short-circuit current	Continuous to V _S / 2			±15		mA
FREQU	ENCY RESPONSE						
BW	Bandwidth, –3 dB	G = 0.1			550		kHz
DVV	Bandwidth, -3 db	G = 1		50			KHZ
SR	Slew rate				0.3		V/µs
t _S	Settling time	To 0.1%, V _O = 10 V-step			40		μs
*S	County unio	To 0.01%	V _O = 10 V-step		80		μο
	Overload recovery	50% input overload			40		μs
POWER	SUPPLY						
IQ	Quiescent current	V _{IN} = 0 V			±570	±700	μA
·u	Quicocont outfort	$T_A = -40$ °C to 85°C				±750	μ

⁽¹⁾ Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

Input common-mode vo
 Specified by wafer test.



5.7 Amplifier A1, A2 Performance

at $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$, $V_{RFF} = 0 \text{ V}$, $V_{CM} = V_S / 2$, and G = 0.1 (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
Vos	Offset voltage, V _O	RTI, V _S = ±15 V, V _{CM} = V _O =	0 V		±0.5		mV
	Offset voltage drift			±1		μV/°C	
V _{CM}	Common-mode voltage (1)	$V_{IN} = V_O = 0 V$		V _S -	to (V _{S+}) -1		V
CMRR	Common-mode voltage rejection	$V_{CM} = V_{S-} \text{ to } (V_{S+}) - 1$		90			dB
GAIN		1	<u> </u>			•	
A _{OL}	Open Loop Gain				110		dB
BIAS C	URRENT		·				
I _B	Bias Current				±50		nA
Ios	Offset Current				±5		nA
OUTPU	Т		·				
	Resistor at V _{O1}	Initial			10		kΩ
	Error at V _{O1}				±1		%
	Error drift at V _{O1}				±100		ppm/°C

⁽¹⁾ Input common-mode voltage varies with output voltage; see *Typical Characteristics*.



5.8 Typical Performance Curves

At T_A = 25°C, V_S = ±15 V, G = 0.1, R_L = 10 k Ω connected to ground and Ref pin connected to ground, unless otherwise noted.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated





Figure 5-7. Quiescent Current and Short-circuit **Current vs Temperature**






Figure 5-9. Gain and Phase vs Frequency Op Amp A1 and A2




Figure 5-10. Settling Time vs Load Capacitance




Figure 5-11. Maximum Output Voltage Swing vs **Output Current**





Figure 5-12. Offset Voltage Production Distribution





6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The INA146 is a programmable gain difference amplifier consisting of a gain of 0.1 difference amplifier and a programmable-gain output buffer stage. Basic circuit connections are shown in Figure 6-1. Power supply bypass capacitors must be connected close to pins 4 and 7, as shown. The amplifier is programmable in the range of G = 0.1 to G = 50 with two external resistors.

The output of A1 is connected to the noninverting input of A2 through a $10-k\Omega$ resistor which is trimmed to $\pm 1\%$ absolute accuracy. The A2 input is available for applications such as a filter or a precision current source. See application figures for examples.

6.1.1 Operating Voltage

The INA146 is fully specified for supply voltages from ±2.25 V to ±18 V with key parameters specified over the temperature range –40°C to 85°C. The INA146 can be operated with single or dual supplies with excellent performance. Parameters that vary significantly with operating voltage, load conditions or temperature are shown in the typical performance curves.

6.1.2 Setting the Gain

The gain of the INA146 is set by using two external resistors, R_{G1} and R_{G2}, according to the equation:

$$G = 0.1 \times (1 + R_{G2}/R_{G1})$$

For a total gain of 0.1, A2 is connected as a buffer amplifier with no R_{G1} . A feedback resistor, R_{G2} = 10 k Ω , must be used in the buffer connection. This provides bias current cancellation (in combination with internal R_5) to assure specified offset voltage performance. Commonly used values are shown in the table of Figure 6-1. Resistor values for other gains must be chosen to provide a 10-k Ω parallel resistance.

6.1.3 Common-mode Range

The 10:1 input resistor ratio of the INA146 provides an input common-mode range that can extend well beyond the power supply rails. Exact range depends on the power supply voltage and the voltage applied to the Ref terminal (pin 1). For proper operation, the voltage at the non-inverting input of A1 (an internal node) must be within the linear operating range. The voltage is determined by the simple 10:1 voltage divider between pin 3 and pin 1. This voltage must be between V- and V+ 1 V.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-1. Basic Circuit Connections

6.1.4 Offset Trim

The INA146 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 6-2 shows an optional circuit for trimming the offset voltage. A voltage applied to the Ref terminal is summed with the output signal. This feature can be used to null offset voltage. To maintain good common-mode rejection, the source impedance of a signal applied to the Ref terminal must be less than 10 Ω and a resistor added to the positive input terminal must be 10 times that, or 100 Ω . Alternatively, the trim voltage can be buffered with an operational amplifier such as the OPA277.

6.1.5 Input Impedance

The input impedance of the INA146 is determined by the input resistor network and is approximately 100 k Ω . The source impedance at the two input terminals must be nearly equal to maintain good common-mode rejection. A 12- Ω mismatch in impedance between the two inputs causes the typical common-mode rejection to be degraded to approximately 72 dB. Figure 6-7 shows a common application measuring power supply current through a shunt resistor. The source impedance of the shunt resistor, R_S, is balanced by an equal compensation resistor, R_C.

Source impedances greater than 800 Ω are not recommended, even if the source impedances are perfectly matched. Internal resistors are laser trimmed for accurate ratios, not to absolute values. Adding equal resistors greater than 800 Ω can cause a mismatch in the total resistor ratios, degrading CMR.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated






Figure 6-2. Optional Offset Trim Circuit




Figure 6-3. Measuring Voltages Greater Than Supply Voltage






Figure 6-4. Noise Filtering




Figure 6-5. Output Clamp






Figure 6-6. Precision Clamp

For sense resistors (R_S) greater than $10\Omega,$ use series compensation resistor (R_C) for good common-mode rejection. Sense resistors greater than 500Ω are not recommended.




Figure 6-7. Current Monitor, G = 1






Figure 6-8. Comparator Output With Optional Hysteresis Application to Sense Lamp Burn-Out




Figure 6-9. AC Coupling (DC Restoration)




Figure 6-10. Precision Current Source

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

7.2 Documentation Support

7.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers, application note
- · Texas Instruments, High-Voltage Signal Conditioning for Low Voltage ADCs, application note
- Texas Instruments, Analog Engineer's Calculator, application

7.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision * (September 1999) to Revision A (October 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed pin 7 from V+ to V _{S+} and pin 4 from V- to V _{S-}	3
•	Added VREF = 0 V, VCM = VS / 2 "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and	
	Typical Characteristics for clarity	5
•	Changed from Offset Voltage vs Power Supply to Power-supply rejection ratio for more clarity	<mark>5</mark>
•	Change test condition V _{CM} formula for more clarity	<mark>5</mark>
•	Added test condition "TA = -40°C to 85°C" for "Gain error vs temperature" in <i>Electrical Characteristics</i> a	and
	To the state of th	<mark>5</mark>
•	Added test condition "T _A = -40°C to 85°C" for Output over Temperature in Electrical Characteristics	<mark>5</mark>
•	Added test condition "Continuous to VS / 2" short-circuit current specification in Electrical Characteristic	:s
	for clarity	5
•	Deleted redundant voltage range, operating temperature range, and specification temperature range	
	specifications from Electrical Characteristics	
•	Added VREF = 0 V, VCM = VS / 2, to "unless otherwise noted" conditions in <i>Electrical Characteristics</i> a	and
	Typical Characteristics for clarity	6
•	Changed from Offset Voltage vs Power Supply to Power-supply rejection ratio for more clarity	
•	Added test condition "TA = -40 °C to 85 °C" for "Gain error vs temperature" in <i>Electrical Characteristics</i> a	and
	renamed to "Gain drift" for clarity	
•	Added test condition "TA = -40°C to 85°C" to "Output voltage" in Electrical Characteristics	
•	Added test condition "Continuous to VS / 2" short-circuit current specification in Electrical Characteristic	:s
	for clarity	6
•	Deleted redundant voltage range, operating temperature range, and specification temperature range	
	specifications from Electrical Characteristics	6
•	Added $V_{REF} = 0 \text{ V}$, $V_{CM} = V_S / 2 to "unless otherwise noted" conditions in Electrical Characteristics and$	
	Typical Characteristics for clarity	7



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA146UA	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 146UA	
INA146UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 146UA	Samples
INA146UAE4	NRND	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Nov-2023


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA146UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA146UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA146UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA146UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA146UA	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated