

具有1.8V 逻辑的 TMUX1511 低电容、1:1 (SPST) 4 通道 关断保护开关

1 特性

- 宽电源电压范围：1.5V 至 5.5V
- 低导通电容：3.3pF
- 低导通电阻：2Ω
- 高带宽：3GHz
- -40°C 至 +125°C 运行温度
- 兼容 1.8V 逻辑
- 支持超出电源的输入电压
- 逻辑引脚上的集成下拉电阻器
- 双向信号路径
- 失效防护逻辑
- 关断保护 高达 3.6V
 - 与 SN74CBTLV3126 引脚兼容
 - 与 SN74CBTLV3125 引脚兼容（逻辑型号）

2 应用

- 服务器
- 有线网络
- 无线基础设施
- 数据中心交换机和路由器
- PC/笔记本电脑
- 楼宇自动化
- ePOS
- 电机驱动器
- 电器
- 电池供电类设备
- JTAG 隔离
- SPI 隔离

3 说明

TMUX1511 是一款互补金属氧化物半导体 (CMOS) 开关。TMUX1511 提供具有 4 个独立控制通道的 1:1 SPST 开关配置。1.5V 至 5.5V 的宽运行电源电压范围使其可用于从服务器和通信设备到工业应用的各种应用的需求。该器件可在源极 (Sx) 和漏极 (Dx) 引脚上支持双向模拟和数字信号，并且可以传递高于电源的信号（高达 $V_{DD} \times 2$ ），最大输入/输出电压为 5.5V。

TMUX1511 的信号路径上高达 3.6V 的关断保护可在移除电源电压 ($V_{DD} = 0V$) 时提供隔离。如果没有该保护功能，开关可通过内部 ESD 二极管为电源轨进行反向供电，从而对系统造成潜在损坏。


失效防护逻辑 电路允许在施加电源引脚上的电压之前，先施加逻辑控制引脚上的电压，从而保护器件免受潜在的损害。所有逻辑控制输入都具有兼容 1.8V 逻辑的阈值，当器件在有效电源电压范围内运行时，这些阈值可确保 TTL 和 CMOS 逻辑兼容性。

器件信息⁽¹⁾


器件型号	封装	封装尺寸（标称值）
TMUX1511	TSSOP (14)	5.00mm × 4.40mm
	QFN (16)	2.60mm × 1.80mm

(1) 如需了解所有可用封装，请参阅产品数据表末尾的封装选项附录。

应用示例



方框图



目录

1	特性	1	7.11	Off Isolation	17
2	应用	1	7.12	Channel-to-Channel Crosstalk	17
3	说明	1	7.13	Bandwidth	18
4	修订历史记录	2	8	Detailed Description	19
5	Pin Configuration and Functions	3	8.1	Overview	19
6	Specifications	4	8.2	Functional Block Diagram	19
6.1	Absolute Maximum Ratings	4	8.3	Feature Description	19
6.2	ESD Ratings	4	8.4	Device Functional Modes	20
6.3	Recommended Operating Conditions	4	8.5	Truth Tables	20
6.4	Thermal Information	4	9	Application and Implementation	21
6.5	Electrical Characteristics	5	9.1	Application Information	21
6.6	Dynamic Characteristics	6	9.2	Typical Application	21
6.7	Timing Requirements	6	10	Power Supply Recommendations	23
6.8	Typical Characteristics	7	11	Layout	24
7	Parameter Measurement Information	12	11.1	Layout Guidelines	24
7.1	On-Resistance	12	11.2	Layout Example	25
7.2	Off-Leakage Current	12	12	器件和文档支持	26
7.3	On-Leakage Current	13	12.1	文档支持	26
7.4	IPOFF Leakage Current	13	12.2	接收文档更新通知	26
7.5	Transition Time	14	12.3	社区资源	26
7.6	T _{ON} (V _{DD}) and T _{OFF} (V _{DD}) Time	14	12.4	商标	26
7.7	Propagation Delay	15	12.5	静电放电警告	26
7.8	Skew	15	12.6	术语表	26
7.9	Charge Injection	16	13	机械、封装和可订购信息	26
7.10	Capacitance	16			

4 修订历史记录



注：之前版本的页码可能与当前版本有所不同。

Changes from Original (September 2018) to Revision A

Page

• 更改了产品说明书状态：将“预告信息”更改成了“生产数据”	1
--------------------------------	---

5 Pin Configuration and Functions



Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	TSSOP	UQFN		
SEL1	1	1	I	Select pin 1: controls state of switch #1 (logic low = OFF, logic high = ON). Internal 6 MΩ pull-down to GND.
S1	2	2	I/O	Source pin 1. Can be an input or output.
D1	3	3	I/O	Drain pin 1. Can be an input or output.
SEL2	4	4	I	Select pin 2: controls state of switch #2 (logic low = OFF, logic high = ON). Internal 6 MΩ pull-down to GND.
S2	5	5	I/O	Source pin 2. Can be an input or output.
D2	6	6	I/O	Drain pin 2. Can be an input or output.
N.C.	-	7	Not Connected	Not Connected - Can be shorted to GND or left floating
GND	7	8	P	Ground (0 V) reference
D3	8	9	I/O	Drain pin 3. Can be an input or output.
S3	9	10	I/O	Source pin 3. Can be an input or output.
SEL3	10	11	I	Select pin 3: controls state of switch #3 (logic low = OFF, logic high = ON). Internal 6 MΩ pull-down to GND.
N.C.	-	12	Not Connected	Not Connected - Can be shorted to GND or left floating
D4	11	13	I/O	Drain pin 4. Can be an input or output.
S4	12	14	I/O	Source pin 4. Can be an input or output.
SEL4	13	15	I	Select pin 4: controls state of switch #4 (logic low = OFF, logic high = ON). Internal 6 MΩ pull-down to GND.
VDD	14	16	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{DD} and GND.

(1) I = input, O = output, I/O = input and output, P = power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

		MIN	MAX	UNIT
V _{DD}	Supply voltage	−0.5	6	V
V _{SEL}	Logic control input pin voltage (SEL1, SEL2, SEL3, SEL4)	−0.5	6	V
I _{SEL}	Logic control input pin current (SEL1, SEL2, SEL3, SEL4)	−30	30	mA
V _S or V _D	Source or drain pin voltage	−0.5	6	V
I _S or I _D (CONT)	Source and drain pin continuous current: (S1 to S4, D1 to D4)	−25	25	mA
T _{stg}	Storage temperature	−65	150	°C
T _J	Junction temperature		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{DD}	Supply voltage	1.5	5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin), V _{DD} ≥ 1.5 V ⁽¹⁾	0	V _{DD} × 2	V
V _{S_off} or V _{D_off}	Signal path input/output voltage (source or drain pin), V _{DD} < 1.5 V ⁽²⁾	0	3.6	V
V _{SEL}	Logic control input voltage (SELx)	0	5.5	V
T _A	Ambient temperature	−40	125	°C

- (1) Device input/output can operate up to V_{DD} × 2, with a maximum input/output voltage of 5.5 V.
- (2) V_{S_off} and V_{D_off} refers to the voltage at the source or drain pins when supply is less than 1.5 V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DEVICE	DEVICE	UNIT
		PW (TSSOP)	RSV (UQFN)	
		14 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	129.4	141.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	58.8	77.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	72.4	67.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	11.6	5.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	71.9	65.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $V_{DD} = 1.5\text{ V to }5.5\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$,

Typical values are at $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_{DD}	Power supply voltage		1.5		5.5	V
I_{DD}	Supply current	$V_{SEL} = 0\text{ V, }1.4\text{ V or }V_{DD}$ $V_S = 0\text{ V to }5.5\text{ V}$		37	70	μA
DC CHARACTERISTICS						
R_{ON}	On-resistance	$V_S = 0\text{ V to }V_{DD} \times 2$ $V_{S(max)} = 5.5\text{ V}$ $I_{SD} = 8\text{ mA}$ Refer to ON-State Resistance Figure		2	4.5	Ω
ΔR_{ON}	On-resistance match between channels	$V_S = V_{DD}$ $I_{SD} = 8\text{ mA}$ Refer to ON-State Resistance Figure		0.07	0.28	Ω
R_{ON} (FLAT)	On-resistance flatness	$V_S = 0\text{ V to }V_{DD}$ $I_{SD} = 8\text{ mA}$ Refer to ON-State Resistance Figure		1	1.8	Ω
I_{POFF}	Powered-off I/O pin leakage current	$V_{DD} = 0\text{ V}$ $V_S = 0\text{ V to }3\text{ V}$ $V_D = 0\text{ V}$ $T_A = 25^\circ\text{C}$ Refer to I_{po}ff Leakage Figure	-10	0.01	10	nA
I_{POFF}	Powered-off I/O pin leakage current	$V_{DD} = 0\text{ V}$ $V_S = 0\text{ V to }3.6\text{ V}$ $V_D = 0\text{ V}$ Refer to I_{po}ff Leakage Figure	-2	0.01	2	μA
$I_{S(OFF)}$ $I_{D(OFF)}$	OFF leakage current	Switch Off $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$ Refer to Off Leakage Figure	-100	0.03	100	nA
$I_{D(ON)}$ $I_{S(ON)}$	ON leakage current	Switch On $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$, S pins floating or $V_S = 0.8 \times V_{DD} / 0.2 \times V_{DD}$, D pins floating Refer to On Leakage Figure	-50	0.01	50	nA
LOGIC INPUTS						
V_{IH}	Input logic high		1.2		5.5	V
V_{IL}	Input logic low		0		0.45	V
I_{IH}	Input high leakage current	$V_{SEL} = 1.8\text{ V, }V_{DD}$		1	± 2	μA
I_{IL}	Input low leakage current	$V_{SEL} = 0\text{ V}$		0.2	± 2	μA
R_{PD}	Internal pull-down resistor on logic input pins			6		M Ω
C_I	Logic input capacitance	$V_{SEL} = 0\text{ V, }1.8\text{ V or }V_{DD}$ $f = 1\text{ MHz}$		3		pF

6.6 Dynamic Characteristics

 $V_{DD} = 1.5\text{ V to }5.5\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$,

Typical values are at $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
C_{OFF}	Source and drain off capacitance	$V_S = V_{DD} / 2$ $V_{SEL} = 0\text{ V}$ $f = 1\text{ MHz}$ Refer to Capacitance Figure	Switch OFF		2.5	4	pF
C_{ON}	Source and drain on capacitance	$V_S = V_{DD} / 2$ $V_{SEL} = V_{DD}$ $f = 1\text{ MHz}$ Refer to Capacitance Figure	Switch ON		3.3	6	pF
Q_C	Charge Injection	$V_S = V_{DD} / 2$ $R_S = 0\ \Omega$, $C_L = 100\text{ pF}$ Refer to Charge Injection Figure	Switch ON		2		pC
O_{ISO}	Off isolation	$R_L = 50\ \Omega$ $f = 100\text{ kHz}$ Refer to Off Isolation Figure	Switch OFF		-90		dB
		$R_L = 50\ \Omega$ $f = 1\text{ MHz}$ Refer to Off Isolation Figure	Switch OFF		-75		dB
X_{TALK}	Channel to Channel crosstalk	$R_L = 50\ \Omega$ $f = 100\text{ kHz}$ Refer to Crosstalk Figure	Switch ON		-90		dB
BW	Bandwidth	$R_L = 50\ \Omega$ Refer to Bandwidth Figure	Switch ON		3		GHz
I_{LOSS}	Insertion loss	$R_L = 50\ \Omega$ $f = 1\text{ MHz}$ Refer to Bandwidth Figure	Switch ON		-0.12		dB

6.7 Timing Requirements

 $V_{DD} = 1.5\text{ V to }5.5\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$,

Typical values are at $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{ON(VDD)}$	Device turn on time (V_{DD} to output)	$V_S = 3.6\text{ V}$ V_{DD} rise time = $1\ \mu\text{s}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Ton(vdd) & Toff(vdd) Figure			20	60	μs
$t_{OFF(VDD)}$	Device turn off time (V_{DD} to output)	$V_S = 3.6\text{ V}$ V_{DD} fall time = $1\ \mu\text{s}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Ton(vdd) & Toff(vdd) Figure			1.2	4	μs
t_{TRAN}	Transition time from control input	$V_{DD} = 2.5\text{ V to }5.5\text{ V}$ $V_S = V_{DD}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Transition Time Figure			25	55	ns
t_{TRAN}	Transition time from control input	$V_{DD} < 2.5\text{ V}$ $V_S = V_{DD}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Transition Time Figure			50	80	ns
$t_{SK(P)}$	Inter - channel skew	Refer to Tsk Figure			10		ps
t_{PD}	Propagation delay	Refer to Tpd Figure			67		ps

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$ (unless otherwise noted)




图 1. On-Resistance vs Source or Drain Voltage




图 2. On-Resistance vs Source or Drain Voltage




图 3. On-Resistance vs Source or Drain Voltage




图 4. On-Resistance vs Source or Drain Voltage




图 5. Supply Current vs Logic Voltage











图 6. Supply Current vs Supply Voltage

Typical Characteristics (接下页)




Typical Characteristics (接下页)




$V_{Source} = 3.6\text{ V}$
 $V_{Drain} = 0\text{ V}$

图 13. IPOFF Leakage vs Temperature




$T_A = 25^\circ\text{C}$
 $R_L = 200\ \Omega$

图 14. IPOFF Leakage vs Source or Drain Voltage




$T_A = 25^\circ\text{C}$

图 15. $T_{TRANSITION}$ vs Supply Voltage




$V_{DD} = 5.5\text{ V}$

图 16. $T_{TRANSITION}$ vs Temperature



$T_A = 25^\circ\text{C}$

图 17. $T_{ON}(VDD)$ and $T_{OFF}(VDD)$ vs Supply Voltage



$T_A = 25^\circ\text{C}$

图 18. Skew and Propagation Delay vs Supply Voltage

Typical Characteristics (接下页)




图 19. Charge Injection vs Source or Drain Voltage




图 20. Capacitance vs Frequency




图 21. Off Isolation vs Frequency






图 22. On-Response vs Frequency

6.8.1 Eye Diagrams




$T_A = 25^\circ\text{C}$
Bias = 1.5 V
50 Ω Termination

图 23. Eye Pattern: 2.4 Gbps




$T_A = 25^\circ\text{C}$
Bias = 1.5 V
50 Ω Termination

图 24. Eye Pattern: 2.4 Gbps Through Path



$T_A = 25^\circ\text{C}$
Bias = 1.5 V
50 Ω Termination

图 25. Eye Pattern: 3 Gbps



$T_A = 25^\circ\text{C}$
Bias = 1.5 V
50 Ω Termination

图 26. Eye Pattern: 3 Gbps Through Path

7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in 图 27. Voltage (V) and current (I_{DS}) are measured using this setup, and R_{ON} is computed as shown below with $R_{ON} = V / I_{SD}$:




图 27. On-Resistance Measurement Setup

7.2 Off-Leakage Current

Source off-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain off-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in 图 28.




图 28. Off-Leakage Measurement Setup

7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. 图 29 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 29. On-Leakage Measurement Setup

7.4 IPOFF Leakage Current

IPOFF leakage current is defined as the leakage current flowing into or out of the source pin when the device is powered off. This current is denoted by the symbol I_{POFF} .

The setup used to measure both IPOFF leakage current is shown in 图 30.




图 30. IPOFF Leakage Measurement Setup

7.5 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the control select signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. The time constant from the load resistance and load capacitance can be added to the transition time to calculate system level timing. 图 31 shows the setup used to measure transition time, denoted by the symbol $t_{\text{TRANSITION}}$.




图 31. Transition-Time Measurement Setup

7.6 $T_{\text{ON}}(\text{VDD})$ and $T_{\text{OFF}}(\text{VDD})$ Time

$T_{\text{ON}}(\text{VDD})$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is utilized to provide the timing of the device turning on in the system. The time constant from the load resistance and load capacitance can be added to the turn-on-VDD time to calculate system level timing. 图 32 shows the setup used to measure transition time, denoted by the symbol $t_{\text{ON}}(\text{VDD})$.

$T_{\text{OFF}}(\text{VDD})$ time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the supply threshold. The 90% measurement is utilized to provide the timing of the device turning off in the system. The time constant from the load resistance and load capacitance can be added to the turn-off-VDD time to calculate system level timing. 图 32 shows the setup used to measure transition time, denoted by the symbol $t_{\text{OFF}}(\text{VDD})$.




图 32. Turn-On-VDD and Turn-Off-VDD Time Measurement Setup

7.7 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. 图 33 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




图 33. Propagation Delay Measurement Setup

7.8 Skew

Skew is defined as the difference between propagation delays of any two outputs of the same device. The skew measurement is taken from the output of one channel rising or falling past 50% to a second channel rising or falling past the 50% threshold when the input signals are switched at the same time. 图 34 shows the setup used to measure skew, denoted by the symbol t_{SK} .




图 34. Skew Measurement Setup

7.9 Charge Injection

The amount of charge injected into the source or drain of the device during the falling or rising edge of the gate signal is known as charge injection, and is denoted by the symbol Q_C . 图 35 shows the setup used to measure charge injection from source (S_x) to drain (D_x).




图 35. Charge-Injection Measurement Setup

7.10 Capacitance

The parasitic capacitance of the device is captured at the source (S_x), drain (D_x), and select (SEL_x) pins. The capacitance is measured in both the on and off state and is denoted by the symbol C_{ON} and C_{OFF} . 图 36 shows the setup used to measure capacitance.




图 36. Capacitance Measurement Setup

7.11 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . 图 37 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




图 37. Off Isolation Measurement Setup

$$\text{Off Isolation} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_S} \right) \quad (1)$$

7.12 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . 图 38 shows the setup used to measure, and the equation used to compute crosstalk.




图 38. Channel-to-Channel Crosstalk Measurement Setup

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_S} \right) \quad (2)$$

7.13 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω . 图 39 shows the setup used to measure bandwidth.




图 39. Bandwidth Measurement Setup

8 Detailed Description


8.1 Overview

The TMUX1511 is a high speed 1:1 (SPST) 4-channel switch with powered-off protection up to 3.6 V. Wide operating supply of 1.5 V to 5.5 V allows for use in a broad array of applications from servers and communication equipment to industrial applications. The device supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins. The wide bandwidth of this switch allows little or no attenuation of the high-speed signals at the outputs to pass with minimum edge and phase distortion as well as propagation delay.

The select (SELx) pins are active-high logic pins that control the connection between the source (Sx) and drain (Dx) pins of the device. Each channel of the TMUX1511 can be controlled independently through the associated select pin, or all four select pins can be tied together for simultaneous control of all channels with a single GPIO. Fail-Safe Logic circuitry allows voltages on the logic control pins to be applied before the supply pin, protecting the device from potential damage. All logic control inputs have 1.8V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range.

Powered-off protection up to 3.6 V on the signal path of the TMUX1511 provides isolation when the supply voltage is removed ($V_{DD} = 0$ V). Without this protection feature, the system can back-power the supply rail through an internal ESD diode and cause potential damage to the system.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX1511 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Beyond Supply Operation

When the TMUX1511 is powered from 1.5 V to 5.5 V, the valid signal path input/output voltage ranges from GND to $V_{DD} \times 2$, with a maximum input/output voltage of 5.5 V.

Example 1: If the TMUX1511 is powered at 1.5V, the signal range is 0 V to 3 V.

Example 2: If the TMUX1511 is powered at 3V, the signal range is 0 V to 5.5 V.

Example 3: If the TMUX1511 is powered at 5.5V, the signal range is 0 V to 5.5 V.

Other voltage levels not mentioned in the examples will support Beyond Supply Operation as long as the supply voltage falls within the recommended operation conditions of 1.5 V to 5.5 V.

Feature Description (接下页)

8.3.3 1.8 V Logic Compatible Inputs

The TMUX1511 has 1.8-V logic compatible control inputs. Regardless of the V_{DD} voltage, the control input thresholds remain fixed, allowing a 1.8-V processor GPIO to control the TMUX1511 without the need for an external translator. This saves both space and BOM cost. For more information on 1.8 V logic implementations refer to [Simplifying Design with 1.8 V logic Muxes and Switches](#).

8.3.4 Powered-off Protection

Powered-off protection up to 3.6 V on the signal path of the TMUX1511 provides isolation when the supply voltage is removed ($V_{DD} = 0$ V). When the TMUX1511 is powered-off, the I/Os of the device remain in a high-Z state. Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the Electrical Specifications. For more information on powered-off protection refer to [Eliminate Power Sequencing with Powered-off Protection Signal Switches](#)

8.3.5 Fail-Safe Logic

The TMUX1511 has Fail-Safe Logic on the control input pins (SELx) which allows for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1511 to be ramped to 5.5 V while $V_{DD} = 0$ V. Additionally, the feature enables operation of the TMUX1511 with $V_{DD} = 1.5$ V while allowing the select pins to interface with a logic level of another device up to 5.5 V.

8.3.6 Low Capacitance

The TMUX1511 has very low capacitance in both the ON and OFF states on the source and drain pins. The low capacitance specification allows the TMUX1511 to be used in applications such as sample & hold circuits, and in the feedback path of an operation amplifier. Low capacitance helps to reduce large overshoots and ringing of an amplifier circuit when the switch is connected to the feedback network. Additionally, low capacitance improves system settling time by reducing the switch time constant formed by the On-resistance and On-capacitance. For more information on the benefits of low capacitance refer to [Improve Stability Issues with Low \$C_{ON}\$ Multiplexers](#).

8.3.7 Integrated Pull-Down Resistors

The TMUX1511 has internal weak pull-down resistors (6 M Ω) to GND to ensure the logic pins are not left floating. This feature integrates up to four external components and reduces system size and cost.

8.4 Device Functional Modes

The select (SELx) pins are active-high logic pins that control the connection between the source (Sx) and drain (Dx) pins of the device. The TMUX1511 has internal weak pull-down resistors (6 M Ω) to GND so that it powers-on with the switches disabled. When a given select pin of the TMUX1511 is pulled high, the corresponding switch conducts from the source to drain. When any of the select pins are pulled low, the corresponding switch is in an open state (HI-Z). Each channel of the TMUX1511 can be controlled independently through the associated select pin, or all four select pins can be tied together for simultaneous control of all channels with a single GPIO.

8.5 Truth Tables

表 1 shows the truth table for the TMUX1511.

表 1. TMUX1511 Truth Table

SELx	Sx / Dx: STATE
0	Hi-Z (OFF)
1	Conducting (ON)

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TMUX15xx family offers high-speed system performance across a wide operating supply (1.5 V to 5.5 V) and operating temperature (-40°C to +125°C). The TMUX1511 supports a number of features that improve system performance such as [1.8 V logic compatibility](#), [input voltages beyond supply](#), [Fail-Safe Logic](#), and [Powered-off Protection up to 3.6 V](#). These features make the TMUX15xx a family of protection multiplexers and switches that can reduce system complexity, board size, and overall system cost.

9.2 Typical Application

9.2.1 Protocol / Signal Isolation

One useful application to take advantage of the TMUX1511 features is isolating various protocols from a processor or MCU such as JTAG, SPI, or standard GPIO signals. The device provides excellent isolation performance when the device is powered. The added benefit of powered-off protection allows a system to minimize complexity by eliminating the need for power sequencing in hot-swap and live insertion applications.




图 40. Isolation of JTAG, SPI, and GPIO Signals

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2.

表 2. Design Parameters

PARAMETERS	VALUES
Supply (V_{DD})	3.3 V
Input / Output signal range	0 V to 3.3 V
Control logic thresholds	1.8 V compatible

9.2.1.2 Detailed Design Procedure

The TMUX1511 can be operated without any external components except for the supply decoupling capacitors. The device has internal weak pull-down resistors (6 M Ω) to GND so that it powers-on with the switches disabled. All inputs signals passing through the switch must fall within the recommended operating conditions of the TMUX1511 including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. This example can also utilize the [Powered-off Protection](#) feature and the inputs can range from 0 V to 3.3 V when $V_{DD} = 0$ V. The max continuous current can be 25 mA. Due to the voltage range and high speed capability, the TMUX1511example is suitable for use in JTAG and SPI applications beyond the 100 MHz maximum in a typical application.

9.2.1.3 Application Curves

Two important specifications when using a switch or multiplexer to pass signals are the device propagation delay and skew.




图 41. Propagation Delay and Skew Measurement

9.2.2 Transimpedance Amplifier Feedback Control

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on each switch path the TMUX1511 allows the system to have multiple gain settings. An external resistor, or utilizing 1 channel always being closed, ensures the amplifier isn't operating in an open loop configuration. A transimpedance amplifier (TIA) for photodiodes is a common circuit that requires gain control using a multi-channel switch to convert the output current of the photodiode into a voltage for the MCU or processor. The leakage current, capacitance, and charge injection performance of the TMUX1511 are key specifications to evaluate when selecting a device for gain control.




图 42. Multiplexing Gain for a TIA Circuit

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.



表 3. Design Parameters

PARAMETERS	VALUES
Supply (V_{DD})	5 V
Input / Output signal range	0 μ A to 10 μ A
Control logic thresholds	1.8 V compatible

9.2.2.2 Detailed Design Procedure

Photodiodes commonly have a current output that ranges from a few hundred picoamps to tens of microamps based on the amount of light being absorbed. The TMUX1511 has a typical On-leakage current of less than 10 pA which would lead to an accuracy well within 1% of a full scale 10 μ A signal. The low ON and OFF capacitance of the TMUX1511 improves system stability by minimizing the total capacitance on the output of the amplifier. Lower capacitance leads to less overshoot and ringing in the system which can cause the amplifier circuit to go unstable if the phase margin is not at least 45°. Refer to [Improve Stability Issues with Low \$C_{ON}\$ Multiplexers](#) for more information on calculating the phase margin vs. percent overshoot.

9.2.2.3 Application Curves



10 Power Supply Recommendations

The TMUX1511 operates across a wide supply range of 1.5 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 图 45 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 45. Trace Example

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed signals traces because they cause signal reflections.

Route all high-speed signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in 图 46.




图 46. Example Layout

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

图 47 illustrates an example of a PCB layout with the TMUX1511. Some key considerations are:

Layout Guidelines (接下页)

Decouple the V_{DD} pin with a 0.1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.

High-speed switches require proper layout and design procedures for optimum performance.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

11.2 Layout Example




图 47. Example Layout

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

德州仪器 (TI), 《使用低 CON 多路复用器改善稳定性问题》。

德州仪器 (TI), 《使用 1.8V 逻辑多路复用器和开关简化设计》。

德州仪器 (TI), 《利用关断保护信号开关消除电源排序》。

德州仪器 (TI), 《高速接口布局指南》。

德州仪器 (TI), 《高速布局指南》。

德州仪器 (TI), 《QFN/SON PCB 连接》。

Texas Instruments, 《四方扁平封装无引线逻辑封装》。

12.2 接收文档更新通知

要接收文档更新通知, 请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点; 请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中, 您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1511PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX1511	Samples
TMUX1511RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1511	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1511PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1511RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1511PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
TMUX1511RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0

PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220314/C 02/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4220314/C 02/2020

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司