

Sample &

Buy





Reference

Design

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015

Support &

Community

2.2

# TLV320AIC3262 具有 miniDSP、DirectPath 耳机和立体声 D 类扬声器放 大器的超低功耗立体声音频编解码器

Technical

Documents

### 1 特性

- 信噪比 (SNR) 为 101dB 的立体声音频数模转换器 (DAC)
- 2.7mW 立体声 48kHz DAC 播放
- SNR 为 93dB 的立体声音频模数转换器 (ADC)
- 5.6mW 立体声 48kHz ADC 录制
- 8kHz 至 192kHz 播放和录制
- 30mW DirectPath<sup>™</sup> 耳机驱动器免除了对较大输出 隔直电容器的需要
- 128mW 差分接收器输出驱动器
- 立体声 D 类扬声器驱动器
  - 1.7W (80, 5.5V, 10% THDN)
- 1.4W (8Ω, 5.5V, 1% THDN)
- 立体声线路输出
- PowerTune<sup>™</sup>-调节功率与SNR 的关系
- 扩展信号处理选项
- 8个单端或4个全差分模拟输入
- 立体声数字和模拟麦克风输入
- 低功耗模拟旁路模式
- 异步采样率转换
- 支持 PurePath<sup>™</sup>Studio 的完全可编程增强型 miniDSP
  - 支持语音和音频 应用的扩展算法
- 三个独立数字音频串行接口
  - 所有音频串行接口支持时分复用 (TDM) 和单声 道脉冲编码调制 (PCM)
  - 音频串行接口 1 提供 8 通道输入和输出
- 可编程锁相环 (PLL) 以及低频计时
- 可编程 12 位逐次逼近 (SAR) ADC
- SPI 和 I<sup>2</sup>C 控制接口
- 4.81mm × 4.81mm × 0.625mm 81 焊球晶圆级芯片 (WCSP) (YZF) 封装

# 2 应用范围

- 移动手持机
- 平板电脑和电子书
- 便携式导航设备 (PND)

Tools &

Software

- 便携式媒体播放器 (PMP)
- 便携式游戏系统
- 便携式计算机
- 噪声抑制 (NS)
- 扬声器保护
- 高级数字信号处理 (DSP) 算法

### 3 说明


TLV320AIC3262(也称为AIC3262)是一款灵活的高 集成度、低功耗、低电压立体声音频编解码器。 AIC3262具有数字麦克风输入和可编程输出、 PowerTune功能、enhanced fully-programmable miniDSP,预定义和参数化的信号处理模块、集成PLL 和灵活的音频接口。凭借大量基于寄存器的控制(受控 对象包括功率、输入和输出通道配置、增益、音效、引 脚多路复用和时钟等),该器件能够精确满足其应用的 要求。

器件信息<sup>(1)</sup>

| 器件型号          | 封装         | 封装尺寸(标称值)       |
|---------------|------------|-----------------|
| TLV320AIC3262 | DSBGA (81) | 4.81mm x 4.81mm |

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化框图





ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015

目录

| 1 | 特性   |   |
|---|------|---|
| 2 | 应用   | 范围1   |
| 3 | 说明   |   |
| 4 | 修订   | 历史记录 2  |
| 5 | 说明   | (续)3  |
| 6 | Devi | ice Comparison Table 4                              |
| 7 |      | Configuration and Functions 5                       |
| 8 |      | cifications   |
|   | 8.1  | Absolute Maximum Ratings 12                         |
|   | 8.2  | ESD Ratings 12                                      |
|   | 8.3  | Recommended Operating Conditions 12                 |
|   | 8.4  | Thermal Information 13                              |
|   | 8.5  | Electrical Characteristics, SAR ADC 14              |
|   | 8.6  | Electrical Characteristics, ADC 15                  |
|   | 8.7  | Electrical Characteristics, Bypass Outputs 17       |
|   | 8.8  | Electrical Characteristics, Microphone Interface 18 |
|   | 8.9  | Electrical Characteristics, Audio DAC Outputs 19    |
|   | 8.10 | Electrical Characteristics, Class-D Outputs 22      |
|   | 8.11 | Electrical Characteristics, Miscellaneous 23        |
|   | 8.12 | Electrical Characteristics, Logic Levels 23         |
|   | 8.13 |   |
|   |      | Figure 2)   |
|   | 8.14 | ( (   |
|   | 8.15 | Figure 3)   |
|   | 0.15 | DSP/Mono PCM Timing in Slave Mode (see<br>Figure 5) |
|   |      |   |

www.ti.com.cn

|    | 8.16  | I <sup>2</sup> C Interface Timing (see Figure 6) 25 |
|----|-------|---|
|    | 8.17  | SPI Interface Timing 25                             |
|    | 8.18  | Dissipation Ratings                                 |
|    | 8.19  | Typical Characteristics 28                          |
| 9  | Parar | neter Measurement Information                       |
| 10 | Detai | led Description                                     |
|    | 10.1  | Overview  |
|    | 10.2  | Functional Block Diagram 33                         |
|    | 10.3  | Feature Description                                 |
|    | 10.4  | Device Functional Modes 59                          |
|    | 10.5  | Register Maps 60                                    |
| 11 | Appli | ication and Implementation70                        |
|    | 11.1  | Application Information 70                          |
|    | 11.2  | Typical Application71                               |
| 12 | Powe  | er Supply Recommendations                           |
|    | 12.1  | Device Power Consumption74                          |
| 13 | Layo  | ut  |
|    | 13.1  | Layout Guidelines                                   |
|    | 13.2  | Layout Examples                                     |
| 14 | 器件利   | 和文档支持   |
|    | 14.1  | 文档支持  |
|    | 14.2  | 社区资源  |
|    | 14.3  | 商标  |
|    | 14.4  | 静电放电警告  |
|    | 14.5  | Glossary78  |
| 15 | 机械、   | 封装和可订购信息78  |

### 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

#### Changes from Original (December 2011) to Revision A

已添加 引脚配置和功能部分, ESD 额定值表, 特性 描述 部分, 器件功能模式, 应用和实施部分, 电源相关建议部 • 分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分 ......1



#### 5 说明 (续)

TLV320AIC3262 具有 两个完全可编程的 miniDSP 内核,支持器件的录制和/或播放路径中的应用特定算法。 miniDSP 内核完全由软件编程。目标 miniDSP 算法(如噪声抑制或高级 DSP 滤波)在上电后载入器件。

该器件与先进的 PowerTune 技术相结合,可支持从 8kHz 单声道语音播放到 192kHz DAC 播放的运行,因此非常适用于便携式电池供电类音频和电话通讯 应用。

TLV320AIC3262 的录制路径支持从 8kHz 单声道至 192kHz 立体声的录制并包含可编程输入通道配置。该配置涵 盖单端和差分设置以及输入信号的悬空或混合。录制路径还提供了一个以数字方式控制的立体声麦克风前置放大器 以及集成麦克风偏置。数字信号处理模块的一项应用是移除可由机械耦合(例如数码相机的光学变焦)引入的可闻 性噪声。录制路径也可配置为立体声数字麦克风脉冲密度调制 (PDM) 接口,该接口通常在 64 Fs 或 128 Fs 的条件 下使用。

播放路径提供了用于滤波和音效的信号处理模块以及耳机、线路、接收器和 D 类扬声器输出,支持对 DAC 和模拟 输入信号的灵活混合以及可编程音量控制。播放路径包含两个高功率 DirectPath<sup>TM</sup> 耳机输出驱动器,免除了对于交 流耦合电容的需要。内置的电荷泵为中心接地的头戴式耳机驱动器生成负电源。此类耳机输出驱动器可以多种方式 进行配置,包括立体声和单声道桥接式负载 (BTL)。此外,播放音频可传递至集成的立体声 D 类扬声器驱动器或差 分接收器放大器。

借助集成的 PowerTune 技术,该器件可调节至正确的功耗-性能平衡点。在移动环境中 使用时,移动应用经常需要在低功耗状态下运行。在音频坞环境中使用时,与功耗问题相比,最大限度地降低噪声才是关注的重点。借助 PowerTune,TLV320AIC3262 能够同时满足上述两种情况。

TLV320AIC3262 所需的内部时钟可能来自多个源,包括 MCLK1 引脚、MCLK2 引脚、BCLK1 引脚、BCLK2 引脚、几个通用 I/O 引脚或内部 PLL 输出,PLL 的输入也来源于相似引脚。虽然内置的分数 PLL 能够确保获得适合的时钟信号,但 TI 建议不要将其用于最低功率设置。PLL 高度可编程,能够接受频率范围为 512kHz 至 50MHz 的可用输入时钟。要启用更低的时钟频率,集成的低频时钟倍频器也可以用作 PLL 的输入。

TLV320AIC3262 具有一个 12 位逐次逼近寄存器 (SAR) ADC 转换器,支持测量系统电压。这些系统电压测量可能 来源于三个专用模拟输入(IN1L/AUX1、IN1R/AUX2 或 VBAT 引脚)或可由 SAR ADC 读取的片上温度传感器。

TLV320AIC3262 还 具备 三个完全数字音频串行接口。每个接口支持 I2S、DSP/TDM、RJF、LJF 和单声道 PCM 格式。这使得三条同步音频播放和录制路径成为三条独立的数字音频总线或三块独立的数字音频芯片。此外,通用 中断引脚可用于连接第四条数字音频总线,允许终端系统由第四条音频总线轻松切换至三个数字音频串行接口中的 任意一个。

该器件采用 4.81 mm x 4.81 mm x 0.625 mm 81-Ball WCSP (YZF) package 封装。



# 6 Device Comparison Table

| PARAMETRICS                             | TLV320AIC3212              | TLV320AIC3262              | TLV320AIC3268              | TLV320AIC3204         | TLV320AIC3254      |
|---|----------------------------|----------------------------|----------------------------|-----------------------|--------------------|
| DACs (number)                           | 2                          | 2                          | 2                          | 2                     | 2                  |
| ADCs (number)                           | 2                          | 2                          | 2                          | 2                     | 2                  |
| Number of Inputs / Number<br>of Outputs | 8/7                        | 8/7                        | 8/7                        | 6/4                   | 6/4                |
| Resolution (Bits)                       | 16, 20, 24, 32             | 16, 20, 24, 32             | 16, 20, 24, 32             | 16, 20, 24, 32        | 16, 20, 24, 32     |
| Control Interface                       | I2C, SPI                   | I2C, SPI                   | I2C, SPI                   | I2C, SPI              | I2C, SPI           |
| Digital Audio Interface                 | I2S, TDM, DSP,<br>L&R, PCM | I2S, TDM, DSP,<br>L&R, PCM | I2S, TDM, DSP,<br>L&R, PCM | I2S, TDM, DSP,<br>L&R | I2S, TDM, DSP, L&R |
| Number of Digital Audio<br>Interfaces   | 3                          | 3                          | 3                          | 1                     | 1                  |
| Speaker Amplifier Type                  | Class-D                    | Class-D                    | Class-D                    | —                     | —                  |
| Configurable miniDSP                    | No                         | Yes                        | Yes                        | No                    | Yes                |
| Headphone Driver                        | Yes                        | Yes                        | Yes                        | Yes                   | Yes                |



# 7 Pin Configuration and Functions

|   | Top View |       |            |                 |          |           |                 |          |                |
|---|----------|-------|------------|-----------------|----------|-----------|-----------------|----------|----------------|
| J | DVDD     | GPIO1 | DOUT3      | DOUT2           | GPI1     | IOVSS     | DVDD            | WCLK1    | DIN1           |
| н | IOVDD    | GPIO2 | BCLK3      | GPO1            | SDA      | SCL       | IOVDD           | DOUT1    | BCLK1          |
| G | MCLK2    | RESET | SPI_SELECT | DIN3            | WCLK3    | WCLK2     | DIN2            | BCLK2    | MCLK1          |
| F | VBAT     | IOVSS | GPI4       | GPI2            | GPI3     | DVSS      | AVDD_18         | IN2R     | IN2L           |
| E | SPKRP    | SPK_V | DVSS       | AVSS2           | AVSS3    | AVSS1     | AVSS            | IN3L     | IN3R           |
| D | SRVDD    | SRVSS | LOR        | HPVSS<br>_SENSE | IN4R     | IN1R/AUX2 | IN1L/AUX1       | VREF_SAR | VREF<br>_AUDIO |
| с | SPKRM    | SPKLM | AVDD4_18   | LOL             | AVDD2_18 | MICBIAS   | MICBIAS<br>_EXT | AVDD1_18 | IN4L           |
| в | SLVSS    | SLVDD | CPFCP      | CPVSS           | HPL      | HVDD_18   | RECM            | RECP     | MICDET         |
| A | SPKLP    | AVSS4 | CPVDD_18   | CPFCM           | VNEG     | HPR       | RECVDD_33       | RECVSS   | AVDD3_33       |
|   | 9        | 8     | 7          | 6               | 5        | 4         | 3               | 2        | <b>1</b><br>P0 |

#### YZF Package 81-Pin DSBGA Top View

TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015

www.ti.com.cn

INSTRUMENTS

Texas

| Pin Functions |             |      |   |  |  |
|---------------|-------------|------|---|--|--|
|               | PIN         | TYPE | DESCRIPTION   |  |  |
| BALL NO.      | NAME        | ITPE | DESCRIPTION   |  |  |
| A1            | AVDD3_33    | Р    | 3.3-V Power Supply for Micbias  |  |  |
| A2            | RECVSS      | Р    | Receiver Driver Ground  |  |  |
| A3            | RECVDD_33   | Р    | 3.3-V Power Supply for Receiver Driver  |  |  |
| A4            | HPR         | 0    | Right Headphone Output  |  |  |
| A5            | VNEG        | I/O  | Charge Pump Negative Supply   |  |  |
| A6            | CPFCM       | I/O  | Charge Pump Flying Capacitor M terminal   |  |  |
| A7            | CPVDD_18    | Р    | Power Supply Input for Charge Pump  |  |  |
| A8            | AVSS4       | Р    | Analog Ground for Class-D   |  |  |
| A9            | SPKLP       | 0    | Left Channel P side Class-D Output  |  |  |
| B1            | MICDET      | I/O  | Headset Detection Pin   |  |  |
| B2            | RECP        | 0    | Receiver Driver P Side Output   |  |  |
| B3            | RECM        | 0    | Receiver Driver M Side Output   |  |  |
| B4            | HVDD_18     | Р    | Headphone Amp Power Supply  |  |  |
| B5            | HPL         | 0    | Left Headphone Output   |  |  |
| B6            | CPVSS       | P    | Charge Pump Ground  |  |  |
| B7            | CPFCP       | I/O  | Charge Pump Flying Capacitor P Terminal   |  |  |
| B8            | SLVDD       | Р    | Left Channel Class-D Output Stage Power Supply  |  |  |
| B9            | SLVSS       | Р    | Left Channel Class-D Output Stage Ground  |  |  |
| C1            | IN4L        | I    | Analog Input 4 Left   |  |  |
| C2            | AVDD1_18    | Р    | 1.8-V Analog Power Supply   |  |  |
| C3            | MICBIAS_EXT | 0    | Output Bias Voltage for Headset Microphone.   |  |  |
| C4            | MICBIAS     | 0    | Output Bias Voltage for Microphone to be used for on-board Microphones  |  |  |
| C5            | AVDD2_18    | Р    | 1.8-V Analog Power Supply   |  |  |
| C6            | LOL         | 0    | Left Line Output  |  |  |
| C7            | AVDD4_18    | P    | 1.8-V Analog Power Supply for Class-D   |  |  |
| C8            | SPKLM       | 0    | Left Channel M side Class-D Output  |  |  |
| C9            | SPKRM       | 0    | Right Channel M side Class-D Output   |  |  |
| D1            | VREF_AUDIO  | 0    | Analog Reference Filter Output  |  |  |
| D2            | VREF_SAR    | I/O  | SAR ADC Voltage Reference Input or Internal SAR ADC Voltage Reference Bypass<br>Capacitor Pin   |  |  |
| D3            | IN1L/AUX1   | I    | Analog Input 1 Left, Auxiliary 1 Input to SAR ADC<br>(Special Function: Left Channel High Impedance Input for Capacitive Sensor<br>Measurement)   |  |  |
| D4            | IN1R/AUX2   | I    | Analog Input 1 Right, Auxiliary 2 Input to SAR ADC<br>(Special Function: Right Channel High Impedance Input for Capacitive Sensor<br>Measurement) |  |  |
| D5            | IN4R        | I    | Analog Input 4 Right  |  |  |
| D6            | HPVSS_SENSE | I    | Headphone Ground Sense Terminal   |  |  |
| D7            | LOR         | 0    | Right Line Output   |  |  |
| D8            | SRVSS       | Р    | Right Channel Class-D Output Stage Ground   |  |  |
| D9            | SRVDD       | Р    | Right Channel Class-D Output Stage Power Supply   |  |  |
| E1            | IN3R        | I    | Analog Input 3 Right  |  |  |
| E2            | IN3L        | I    | Analog Input 3 Left   |  |  |
| E3            | AVSS        | Р    | Analog Ground   |  |  |
| E4            | AVSS1       | Р    | Analog Ground   |  |  |
| E5            | AVSS3       | Р    | Analog Ground   |  |  |
| E6            | AVSS2       | Р    | Analog Ground   |  |  |
| E7            | DVSS        | Р    | Digital Ground  |  |  |



TLV320AIC3262 ZHCSE78A – DECEMBER 2011 – REVISED SEPTEMBER 2015

#### www.ti.com.cn

| PIN      |         | TYPE | DESCRIPTION   |  |  |
|----------|---------|------|---|--|--|
| BALL NO. | NAME    | TYPE | DESCRIPTION   |  |  |
| E8       | SPK_V   | Р    | Class-D Output Stage Power Supply (Connect to SRVDD through a Resistor)   |  |  |
| E9       | SPKRP   | 0    | Right Channel P side Class-D Output   |  |  |
| F1       | IN2L    | I    | Analog Input 2 Left   |  |  |
| F2       | IN2R    | I    | Analog Input 2 Right  |  |  |
| F3       | AVDD_18 | Р    | 1.8-V Analog Power Supply   |  |  |
| F4       | DVSS    | Р    | Digital Ground  |  |  |
|          |         |      | Multi Function Digital Input 3  |  |  |
|          |         |      | Primary: (SPI_SELECT = 1)   |  |  |
| F5       | GP13    | I    | ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)   |  |  |
|          |         |      | Secondary: (SPI_SELECT = 0)   |  |  |
|          |         |      | I <sup>2</sup> C Address Bit 1 (I2C_ADDR0, LSB)   |  |  |
|          |         |      | Multi Function Digital Input 2  |  |  |
|          |         |      | Primary:  |  |  |
|          |         |      | General Purpose Input   |  |  |
|          |         |      | Secondary:  |  |  |
| F6       | GPI2    | I    | Audio Serial Data Bus 1 Data Input<br>Audio Serial Data Bus 1 Data Input<br>Digital Microphone Data Input<br>General Clock Input<br>Low-Frequency Clock Input<br>ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)                  |  |  |
|          |         |      | Multi Function Digital Input 4  |  |  |
| F7       | GPI4    | I    | Primary: (SPI_SELECT = 1)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)  |  |  |
|          |         |      | Secondary: (SPI_SELECT = 0)   |  |  |
|          |         |      | I <sup>2</sup> C Address Bit 2 (I2C_ADDR1, MSB)   |  |  |
| F8       | IOVSS   | Р    | Digital I/O Buffer Ground   |  |  |
| F9       | VBAT    | I    | Battery Monitor Voltage Input   |  |  |
| G1       | MCLK1   | I    | Master Clock Input 1  |  |  |
| G2       | BCLK2   | I/O  | Primary:<br>Audio Serial Data Bus 2 Bit Clock<br>Secondary:<br>Audio Serial Data Bus 1 Data Input (L3/R3)<br>Audio Serial Data Bus 1 Data Output (L3/R3)<br>General Purpose Input<br>General Purpose Output<br>General CLKOUT Output<br>ADC MOD Clock Output<br>SAR ADC Interrupt<br>INT1 Output<br>INT2 Output<br>General Clock Input<br>Low-Frequency Clock Input |  |  |

TLV320AIC3262 ZHCSE78A – DECEMBER 2011–REVISED SEPTEMBER 2015



www.ti.com.cn

| PIN      |            | TYPE | DESCRIPTION   |  |
|----------|------------|------|---|--|
| BALL NO. | NAME       | TYPE | DESCRIPTION   |  |
| G3       | DIN2       | I    | Primary:<br>Audio Serial Data Bus 2 Data Input<br>Secondary:<br>Digital Microphone Data Input<br>Audio Serial Data Bus 1 Data Input (L2/R2)<br>General Purpose Input<br>Low-Frequency Clock Input   |  |
| G4       | WCLK2      | I/O  | Primary:<br>Audio Serial Data Bus 2 Word Clock<br>Secondary:<br>Audio Serial Data Bus 1 Data Input (L4/R4)<br>Audio Serial Data Bus 1 Data Output (L4/R4)<br>General Purpose Input<br>General Purpose Output<br>CLKOUT Output<br>ADC MOD Clock Output<br>SAR ADC Interrupt<br>INT1 Output<br>INT2 Output<br>Low-Frequency Clock Input |  |
| G5       | WCLK3      | I/O  | Primary:<br>Audio Serial Data Bus 3 Word Clock<br>Secondary:<br>General Purpose Output<br>General Purpose Input<br>Audio Serial Data Bus 1 Data Out (L4/R4)<br>Low-Frequency Clock Input  |  |
| G6       | DIN3       | I    | Primary:<br>Audio Serial Data Bus 3 Data Input<br>Secondary:<br>Audio Serial Data Bus 1 Data Input (L3/R3)  |  |
| G7       | SPI_SELECT | I    | Control Interface Select<br>SPI_SELECT = '1': SPI Interface selected<br>SPI_SELECT = '0': I <sup>2</sup> C Interface selected   |  |
| G8       | RESET      | I    | Active Low Reset  |  |
| G9       | MCLK2      | I    | Master Clock 2<br>Primary:<br>Clock Input<br>Secondary:<br>Digital Microphone Data Input<br>Audio Serial Data Bus 1 Data Input (L3/R3 or L4/R4)<br>Low-Frequency Clock Input  |  |
| H1       | BCLK1      | I/O  | Primary:<br>Audio Serial Data Bus 1 Bit Clock<br>Secondary:<br>General Clock Input  |  |



| PIN      |       | -    | DECODIDEION  |  |  |
|----------|-------|------|--|--|--|
| BALL NO. | NAME  | TYPE | DESCRIPTION  |  |  |
| H2       | DOUT1 | 0    | Primary:<br>Audio Serial Data Bus 1 Data Output<br>Secondary:<br>Audio Serial Data Bus 1 Data Output (L1/R1)<br>General Purpose Output<br>CLKOUT Output<br>SAR ADC Interrupt<br>INT1 Output  |  |  |
| НЗ       | IOVDD | Р    | INT2 Output<br>Digital I/O Buffer Supply   |  |  |
| H4       | SCL   | I/O  | I <sup>2</sup> C Interface Serial Clock (SPI_SELECT = 0)<br>SPI interface mode chip-select signal (SPI_SELECT = 1)   |  |  |
| H5       | SDA   | I/O  | I <sup>2</sup> C interface mode serial data input (SPI_SELECT = 0)<br>SPI interface mode serial data input (SPI_SELECT = 1)  |  |  |
| H6       | GPO1  | 0    | Multifunction Digital Output 1<br>Primary: (SPI_SELECT = 1)<br>Serial Data Output<br>Secondary: (SPI_SELECT = 0)<br>General Purpose Output<br>CLKOUT Output<br>ADC MOD Clock Output<br>SAR ADC Interrupt<br>INT1 Output<br>INT1 Output<br>INT2 Output<br>Audio Serial Data Bus 1 Data Output (L2/R2 or L3/R3 or L4/R4)   |  |  |
| H7       | BCLK3 | I/O  | Primary:<br>Audio Serial Data Bus 3 Bit Clock<br>Secondary:<br>General Purpose Input<br>General Purpose Output<br>Low-Frequency Clock Input<br>Audio Serial Data Bus 1 Data Output (L3/R3)   |  |  |
| H8       | GPIO2 | I/O  | Multi Function Digital IO 2<br>Outputs:<br>General Purpose Output<br>ADC MOD Clock Output For Digital Microphone<br>CLKOUT Output<br>SAR ADC Interrupt<br>INT1 Output<br>INT2 Output<br>Audio Serial Data Bus 1 Data Output (L2/R2 or L3/R3 or L4/R4)<br>Audio Serial Data Bus 1 Data Output (L2/R2 or L3/R3 or L4/R4)<br>Audio Serial Data Bus 1 Bit Clock Output<br>ADC Word Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>Inputs:<br>General Purpose Input<br>Digital Microphone Data Input<br>Audio Serial Data Bus 1 Data Input (L2/R2 or L3/R3 or L4/R4)<br>Audio Serial Data Bus 1 Bit Clock Input<br>General Clock Input<br>Low-Frequency Clock Input<br>ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface) |  |  |
|          |       | 1    | intendoo,  |  |  |

TLV320AIC3262 ZHCSE78A – DECEMBER 2011–REVISED SEPTEMBER 2015

www.ti.com.cn

| PIN      |       | TYPE | DESCRIPTION   |  |
|----------|-------|------|---|--|
| BALL NO. | NAME  | TYPE | DESCRIPTION   |  |
|          |       |      | Primary:  |  |
|          |       |      | Audio Serial Data Bus 1 Data Input  |  |
| J1       | DIN1  | I    | Secondary:  |  |
|          |       |      | Audio Serial Data Bus 1 Data Input (L1/R1)<br>General Clock Input<br>Digital Microphone Data Input  |  |
|          |       |      | Primary:  |  |
|          |       |      | Audio Serial Data Bus 1 Word Clock  |  |
| J2       | WCLK1 | I/O  | Secondary:  |  |
|          |       |      | Low-Frequency Clock Input<br>General CLKOUT Output  |  |
| J3       | DVDD  | Р    | 1.8-V Digital Power Supply  |  |
| J4       | IOVSS | Р    | Digital I/O Buffer Ground   |  |
|          |       |      | Multifunction Digital Input 1   |  |
|          |       |      | Primary: (SPI_SELECT = 1)   |  |
|          |       |      | SPI Serial Clock  |  |
|          |       |      | Secondary: (SPI_SELECT = 0)   |  |
| J5       | GPI1  | I    | Digital Microphone Data Input<br>Audio Serial Data Bus 1 Data Input (L2/R2 or L3/R3 or L4/R4)<br>General Clock Input<br>Low-Frequency Clock Input<br>General Purpose Input<br>ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface) |  |
|          |       |      | Primary:  |  |
|          |       |      | Audio Serial Data Bus 2 Data Output   |  |
|          |       |      | Secondary:  |  |
| J6       | DOUT2 | 0    | General Purpose Output<br>ADC MOD Clock Output<br>SAR ADC Interrupt<br>INT1 Output<br>INT2 Output<br>Audio Serial Data Bus 1 Data Output (L2/R2)  |  |
|          |       |      | Primary:  |  |
|          |       |      | Audio Serial Data Bus 3 Data Output   |  |
| J7       | DOUT3 | 0    | Secondary:  |  |
|          |       |      | General Purpose Output<br>Audio Serial Data Bus 1 Data Output (L2/R2 or L3/R3)<br>Audio Serial Data Bus 1 Word Clock Output   |  |



| PIN      |       | TYPE | DESCRIPTION  |  |
|----------|-------|------|--|--|
| BALL NO. | NAME  | ITPE | DESCRIPTION  |  |
| J8       | GPIO1 | I/O  | Multi Function Digital IO 1<br>Outputs:<br>General Purpose Output<br>ADC MOD Clock Output<br>CLKOUT Output<br>SAR ADC Interrupt<br>INT1 Output<br>INT2 Output<br>Audio Serial Data Bus 1 Data Output (L3/R3 or L4/R4)<br>Audio Serial Data Bus 1 Data Output (L3/R3 or L4/R4)<br>Audio Serial Data Bus 1 Word Clock Output<br>ADC Word Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Output for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>Inputs:<br>General Purpose Input<br>Digital Microphone Data Input<br>Audio Serial Data Bus 1 Data Input (L3/R3 or L4/R4)<br>Audio Serial Data Bus 1 Data Input<br>Clock Input<br>Low-Frequency Clock Input<br>ADC Word Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface)<br>ADC Bit Clock Input for Audio Serial Data Bus 1, 2, or 3 (Six-Wire Audio<br>Interface) |  |
| J9       | DVDD  | Р    | 1.8-V Digital Power Supply   |  |

### 8 Specifications

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|  | MIN         | MAX               | UNIT |
|--|-------------|-------------------|------|
| AVDD1_18, AVDD2_18, AVDD4_18, AVDD_18 to AVSS1, AVSS2, AVSS4, AVSS respectively <sup>(2)</sup> | -0.3        | 2.2               | V    |
| AVDD3_33 to AVSS3 and RECVDD_33 to RECVSS  | -0.3        | 3.9               | V    |
| DVDD to DVSS   | -0.3        | 2.2               | V    |
| IOVDD to IOVSS   | -0.3        | 3.9               | V    |
| HVDD_18 to AVSS  | -0.3        | 2.2               | V    |
| CPVDD_18 to CPVSS  | -0.3        | 2.2               | V    |
| SLVDD to SLVSS, SRVDD to SRVSS, SPK_V to SRVSS <sup>(3)</sup>                                  | -0.3        | 6                 | V    |
| Digital Input voltage to ground  | IOVSS – 0.3 | IOVDD + 0.3       | V    |
| Analog input voltage to ground   | AVSS - 0.3  | AVDDx_18 +<br>0.3 | V    |
| VBAT   | -0.3        | 6                 | V    |
| Operating temperature  | -40         | 85                | °C   |
| Junction temperature (T <sub>J</sub> Max)  |             | 105               | °C   |
| Storage temperature, T <sub>stg</sub>  | -55         | 125               | °C   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) TI recommends to keep all AVDDx\_18 supplies within  $\pm$  50 mV of each other.

(3) TI recommends to keep SLVDD, SRVDD, and SPK\_V supplies within ± 50 mV of each other.

#### 8.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V                  | Electrostatia discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2400 | V    |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000 | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 8.3 Recommended Operating Conditions

|  |                            |   |                                  | MIN                 | NOM | MAX  | UNIT |
|--|----------------------------|---|----------------------------------|---------------------|-----|------|------|
| AVDD1_18,<br>AVDD2_18,<br>AVDD4_18,<br>AVDD_18 |                            | Referenced to AVSS1, AVSS<br>respectively <sup>(1)</sup> It is recomme<br>of these supplies to a single | nded to connect each             | 1.5                 | 1.8 | 1.95 |      |
| AVDD3_33 ,<br>RECVDD_33                        | Power Supply Voltage Range | Referenced to AVSS3 and R   | ECVSS respectively               | 1.65 <sup>(2)</sup> | 3.3 | 3.6  | V    |
| IOVDD  |                            | Referenced to IOVSS <sup>(1)</sup>  |                                  | 1.1                 |     | 3.6  |      |
| DVDD <sup>(3)</sup>                            |                            | Referenced to DVSS <sup>(1)</sup>   |                                  | 1.26                | 1.8 | 1.95 |      |
| CPVDD_18                                       |                            | Referenced to CPVSS (1)   |                                  | 1.26                | 1.8 | 1.95 |      |
|  | Power Supply Voltage Range | Referenced to AVSS <sup>(1)</sup>   | Ground-centered<br>Configuration | 1.5 <sup>(2)</sup>  | 1.8 | 1.95 | V    |
| HVDD_18  |                            | Referenced to AVSS.   | Unipolar<br>Configuration        | 1.65 <sup>(2)</sup> |     | 3.6  |      |
| SLVDD <sup>(1)</sup>                           | Power Supply Voltage Range | Referenced to SLVSS <sup>(1)</sup>  |                                  | 2.7                 |     | 5.5  | V    |

(1) All grounds on board are tied together, so they should not differ in voltage by more than 0.1 V max, for any combination of ground signals. AVDDx\_18 are within ±0.05 V of each other. SLVDD, SRVDD, and SPK\_V are within ±0.05 V of each other.

(2) Minimum voltage for HVDD\_18 and RECVDD\_33 should be greater than or equal to AVDD2\_18. Minimum voltage for AVDD3\_33 should be greater than or equal to AVDD1\_18 and AVDD2\_18.

<sup>(3)</sup> At DVDD values lower than 1.65V, the PLL does not function. Please see table in SLAU309, *Maximum TLV320AIC3262 Clock Frequencies* for details on maximum clock frequencies.



# **Recommended Operating Conditions (continued)**

|                                     |   |  | MIN   | NOM | MAX      | UNIT   |
|-------------------------------------|---|--|-------|-----|----------|--------|
| SRVDD <sup>(1)</sup>                | Power Supply Voltage Range                            | Referenced to SRVSS <sup>(1)</sup>   | 2.7   |     | 5.5      | V      |
| SPK_V <sup>(1)</sup>                | Power Supply Voltage Range                            | Referenced to SRVSS <sup>(1)</sup>   | 2.7   |     | 5.5      | V      |
| VREF_SAR                            | External voltage reference for SAR                    | Referenced to AVSS   |       | 1.8 | AVDDx_18 | V      |
|                                     | PLL Input Frequency <sup>(4)</sup>                    | Clock divider uses fractional divide<br>(D > 0), P=1, PLL_CLKIN_DIV=1, DVDD $\ge$ 1.65 V<br>(Refer to table in SLAU309, <i>Maximum</i><br><i>TLV320AIC3262 Clock Frequencies</i> ) | 10    |     | 20       | MHz    |
|                                     |   | Clock divider uses integer divide<br>$(D = 0), P=1, PLL_CLKIN_DIV=1, DVDD \ge 1.65 V$<br>(Refer to table in SLAU309, <i>Maximum</i><br><i>TLV320AIC3262 Clock Frequencies</i> )    | 0.512 |     | 20       | MHz    |
| MCLK                                | Maatar Clack Fraguanay                                | MCLK; Master Clock Frequency; IOVDD $\ge$ 1.65 V   |       |     | 50       | MHz    |
| WICLK                               | Master Clock Frequency                                | MCLK; Master Clock Frequency; IOVDD ≥ 1.1 V  |       |     | 33       | IVITIZ |
| SCL                                 | SCL Clock Frequency                                   |  |       |     | 400      | kHz    |
| LOL, LOR                            | Stereo line output load resistance                    |  | 0.6   | 10  |          | kΩ     |
| HPL, HPR                            | Stereo Headphone Output<br>Load Resistance            | Single-ended configuration   | 14.4  | 16  |          | Ω      |
| SPKLP-<br>SPKLM,<br>SPKRP-<br>SPKRM | Speaker Output Load<br>Resistance                     | Differential   | 7.2   | 8   |          | Ω      |
| RECP-RECM                           | Receiver output resistance                            | Differential   | 24.4  | 32  |          | Ω      |
| C <sub>IN</sub>                     | Charge Pump Input Capacitor<br>(CPVDD to CPVSS Pins)  |  |       | 10  |          | μF     |
| Co                                  | Charge Pump Output<br>Capacitor (VNEG Pin)            | Type X7R   |       | 2.2 |          | μF     |
| C <sub>F</sub>                      | Charge Pump Flying Capacitor<br>(CPFCP to CPFCM Pins) | Type X7R   |       | 2.2 |          | μF     |
| TOPR                                | Operating Temperature Range                           |  | -40   |     | 85       | °C     |

(4) The PLL Input Frequency refers to clock frequency after PLL\_CLKIN\_DIV divider. Frequencies higher than 20 MHz can be sent as an input to this PLL\_CLKIN\_DIV and reduced in frequency prior to input to the PLL.

#### 8.4 Thermal Information

|                       |  | TLV320AIC3262 |      |
|-----------------------|--|---------------|------|
|                       | THERMAL METRIC <sup>(1)</sup>                | YZF (DSBGA)   | UNIT |
|                       |  | 81 PINS       |      |
| R <sub>θJA</sub>      | Junction-to-ambient thermal resistance       | 39.1          | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 0.1           | °C/W |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 12.0          | °C/W |
| ΨJT                   | Junction-to-top characterization parameter   | 0.7           | °C/W |
| $\Psi_{JB}$           | Junction-to-board characterization parameter | 11.5          | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

XAS STRUMENTS

#### TLV320AIC3262

ZHCSE78A - DECEMBER 2011-REVISED SEPTEMBER 2015

#### www.ti.com.cn

#### 8.5 Electrical Characteristics, SAR ADC

 $T_{A} = 25^{\circ}C; \ AVDD\_18, \ AVDDx\_18, \ HVDD\_18, \ CPVDD\_18, \ DVDD, \ IOVDD = 1.8V; \ AVDD3\_33, \ RECVDD\_33 = 3.3V; \ SLVDD, \ SRVDD, \ SPK\_V = 3.6V; \ f_{S} \ (Audio) = 48kHz; \ Audio \ Word \ Length = 16 \ bits; \ C_{ext} = 1\mu F \ on \ VREF\_SAR \ and \ VREF\_AUDIO \ pins;$ PLL disabled unless otherwise noted.

|               | PARAMETER   | TEST CONDITIONS  | MIN  | TYP  | MAX      | UNIT             |
|---------------|---|--|------|--|----------|------------------|
| SAR AD        | C INPUTS  |  |      |  |          |                  |
|               | Input voltage range   |  | 0    |  | VREF_SAR | V                |
| Analog        | Input impedance   | - INTL/AUXT of INTR/AUX2 Selected  | 1    | $\div$ (f × C <sub>SAR_IN</sub> ) <sup>(1)</sup> |          | kΩ               |
| nput          | Input capacitance, C <sub>SAR_IN</sub>  |  |      | 25   |          | pF               |
|               | Input leakage current   | _  |      | 1  |          | μA               |
|               | VBAT Input voltage range  |  | 2.2  |  | 5.5      | V                |
| Battery       | VBAT Input impedance  | )/DAT (Detter (measurement) estanted   |      | 5  |          | kΩ               |
| nput          | VBAT Input capacitance  | VBAT (Battery measurement) selected  |      | 25   |          | pF               |
|               | Input voltage range<br>Input impedanceIN1L/AUX1 or IN1R/AUX2 Selected0VREF_SARInput impedanceInput capacitance, $C_{SAR, IN}$ 111Input leakage current111VBAT Input voltage range<br>VBAT Input impedance<br>VBAT Input impedanceVBAT (Battery measurement) selected2.25.5VBAT Input impedance<br>VBAT input leakage currentVBAT (Battery measurement) selected2.25.5VBAT Input impedance<br>VBAT input leakage currentVBAT (Battery measurement) selected2.25.5CONVERSION111ResolutionProgrammable: 8-bit, 10-bit, 12-bit8121Integral linearity12-bit resolution, SAR ADC clock =<br>Internal Oscillator Clock, Conversion<br>clock = Internal Oscillator±1LOffset error<br>Clock, Conversion clock = Internal Oscillator<br>Uscillator / 4, External Reference = 1.8<br>V(3)±1LNoiseDC voltage applied to IN11/AUX1 = 1 V,<br>SAR ADC clock = Internal Oscillator<br>Clock, Conversion clock = Internal<br>Oscillator / 4, External Reference = 1.8<br>V(3)±1LNoiseDC voltage applied to VBAT = 3.6 V, 12-<br>bit resolution, SAR ADC clock = Internal<br>Oscillator / 4, Internal Reference<br>= 1.25 V±0.5LNoiseDC voltage applied to VBAT = 3.6 V, 12-<br>bit resolution, SAR ADC clock = Internal<br>Oscillator / 4, Internal Reference<br>= 1.25 V±0.5LSION RATE12-bit resolution, SAR ADC clock = Internal<br>Oscillator / 4, Internal Reference<br>= 1.25 V±0.5L | μA   |      |  |          |                  |
| SAR AD        | C CONVERSION  |  |      |  |          |                  |
|               | Resolution  | Programmable: 8-bit, 10-bit, 12-bit  | 8    |  | 12       | Bits             |
|               | No missing codes  | 12-bit resolution  |      | 11   |          | Bits             |
| IN1L/<br>AUX1 | Integral linearity  |  |      | ±1   |          | LSB              |
|               | Offset error  | clock = Internal Oscillator / 4, External  |      | ±1   |          | LSB              |
|               | Gain error  | Reference = $1.8 V^{(2)}$  |      | 0.07%  |          |                  |
|               | Noise   | SAR ADC clock = Internal Oscillator<br>Clock, Conversion clock = Internal<br>Oscillator / 4, External Reference = 1.8  |      | ±1   |          | LSB              |
| VBAT          | Accuracy  | 12-bit resolution, SAR ADC clock =   |      | 2%   |          |                  |
|               | Offset error  |  |      | ±2   |          | LSB              |
|               | Gain error  |  |      | 1.5%   |          |                  |
|               | Noise   | bit resolution, SAR ADC clock = Internal<br>Oscillator Clock, Conversion clock =<br>Internal Oscillator / 4, Internal Reference  |      | ±0.5   |          | LSB              |
| CONVER        | RSION RATE  |  |      |  | •        |                  |
|               | Normal conversion operation   | MHz External Clock, Conversion clock =<br>External Clock / 4, External Reference =   |      |  | 119      | kHz              |
|               | High-speed conversion operation   | 8-bit resolution,SAR ADC clock = 12<br>MHz External Clock, Internal Conversion<br>clock = External Clock (Conversion<br>accuracy is reduced.), External<br>Reference = $1.8 V^{(2)}$ . With Fast SPI<br>reading of data. |      |  | 250      | kHz              |
| VOLTAG        | SE REFERENCE - VREF_SAR   |  |      |  |          |                  |
|               | Voltago rongo   | Internal VREF_SAR  |      | 1.25 ± 0.05                                      |          | V                |
|               | Voltage range   | External VREF_SAR  | 1.25 |  | AVDDx_18 | V                |
|               | Reference Noise   | CM=0.9V, $C_{ref} = 1 \ \mu F$   |      | 32   |          | μV <sub>RM</sub> |
|               | Decoupling Capacitor  |  |      | 1  |          | μF               |

SAR input impedance is dependent on the sampling frequency (f designated in Hz), and the sampling capacitor is  $C_{SAR_IN} = 25 \text{ pF}$ . When utilizing External SAR reference, this external reference should be restricted  $V_{EXT_SAR_REF} \leq AVDD_{18}$  and  $AVDD2_{18}$ . Noise from external reference voltage is excluded from this measurement. (1)

(2)

(3)



#### 8.6 Electrical Characteristics, ADC

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|       | PARAMETER   | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT             |
|-------|---|--|-----|-------|-----|------------------|
| AUDIO | ADC (CM = 0.9 V)  |  |     |       |     |                  |
|       | Input signal level (0dB)  | Single-ended, CM = 0.9 V   |     | 0.5   |     | V <sub>RMS</sub> |
|       | Device Set-up   | 1-kHz sine wave input, Single-ended Configuration<br>IN2R to Right ADC and IN2L to Left ADC, $R_{in} = 20 \text{ k}\Omega$ , $f_s = 48 \text{ kHz}$ ,<br>AOSR = 128, MCLK = 256*f <sub>s</sub> , PLL Disabled; AGC = OFF,<br>Channel Gain = 0 dB, Processing Block = PRB_R1,<br>Power Tune = PTM_R4  |     |       |     |                  |
|       |   | Inputs AC-shorted to ground  | 85  | 93    |     |                  |
| SNR   | Signal-to-noise ratio, A-<br>weighted <sup>(1)</sup> <sup>(2)</sup> | IN1R, IN3R, IN4R each exclusively routed in separate tests to Right<br>ADC and AC-shorted to ground<br>IN1L, IN3L, IN4L each exclusively routed in separate tests to Left<br>ADC and AC-shorted to ground  |     | 93    |     | dB               |
| DR    | Dynamic range A-<br>weighted <sup>(1)</sup> ( <sup>2)</sup>         | –60-dB full-scale, 1-kHz input signal  |     | 93    |     | dB               |
|       |   | -3-dB full-scale, 1-kHz input signal   |     | -87   | -70 |                  |
| THD+N | Total Harmonic<br>Distortion plus Noise                             | IN1R,IN3R, IN4R each exclusively routed in separate tests to Right<br>ADC<br>IN1L, IN3L, IN4L each exclusively routed in separate tests to Left<br>ADC<br>-3dB full-scale, 1-kHz input signal  |     | -87   |     | dB               |
|       | Gain Error  | 1kHz sine wave input at –3-dBFS, Single-ended configuration<br>$R_{in} = 20K f_s = 48 \text{ kHz}$ , AOSR=128, MCLK = 256* $f_s$ , PLL Disabled<br>AGC = OFF, Channel Gain=0dB, Processing Block = PRB_R1,<br>Power Tune = PTM_R4, CM=0.9 V  |     | 0.1   |     | dB               |
|       | Input Channel<br>Separation   | 1kHz sine wave input at –3 dBFS, Single-ended configuration<br>IN1L routed to Left ADC, IN1R routed to Right ADC, $R_{in} = 20K$<br>AGC = OFF, AOSR = 128, Channel Gain=0 dB, CM=0.9 V   |     | 110   |     | dB               |
|       | Input Pin Crosstalk   | 1kHz sine wave input at –3 dBFS on IN2L, IN2L internally not<br>routed.<br>IN1L routed to Left ADC, AC-coupled to ground<br>1kHz sine wave input at –3 dBFS on IN2R, IN2R internally not<br>routed.<br>IN1R routed to Right ADC, AC-coupled to ground<br>Single-ended configuration $R_{in} = 20 k\Omega$ , AOSR = 128 Channel Gain<br>= 0dB, CM = 0.9 V |     | 116   |     | dB               |
|       | PSRR  | 217Hz, 100mVpp signal on AVDD_18, AVDDx_18<br>Single-ended configuration, Rin = 20 kΩ, Channel Gain = 0 dB; CM<br>= 0.9 V  |     | 59    |     | dB               |
| AUDIO | ADC (CM = 0.75 V)   | ,  |     |       |     |                  |
|       | Input signal level (0dB)  | Single-ended, CM=0.75 V, AVDD_18, AVDDx_18 = 1.5 V   |     | 0.375 |     | $V_{RMS}$        |
|       | Device Set-up   | 1-kHz sine wave input, Single-ended Configuration<br>IN2R to Right ADC and IN2L to Left ADC, $R_{in} = 20K$ , $f_s = 48$ kHz,<br>AOSR = 128, MCLK = 256*f <sub>s</sub> , PLL Disabled; AGC = OFF,<br>Channel Gain = 0dB, Processing Block = PRB_R1,<br>Power Tune = PTM_R4   |     |       |     | `                |

(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

<sup>(2)</sup> All performance measurements done with pre-analyzer 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



### **Electrical Characteristics, ADC (continued)**

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|         | PARAMETER   | TEST CONDITIONS  | MIN TYP | MAX | UNI             |
|---------|---|--|---------|-----|-----------------|
|         |   | Inputs ac-shorted to ground  | 91      |     | dB              |
| SNR     | Signal-to-noise ratio, A-weighted <sup>(1) (2)</sup>        | IN1R, IN3R, IN4R each exclusively routed in separate tests to Right<br>ADC and AC-shorted to ground<br>IN1L, IN3L, IN4L each exclusively routed in separate tests to Left<br>ADC and AC-shorted to ground  | 91      |     | dB              |
| DR      | Dynamic range A-<br>weighted <sup>(1)</sup> (2)             | –60-dB full-scale, 1-kHz input signal  | 91      |     | dB              |
| THD+N   | Total Harmonic<br>Distortion plus Noise                     | –3-dB full-scale, 1-kHz input signal   | -85     |     | dB              |
|         | ADC (Differential Input, CI                                 | M = 0.9 V)   |         |     |                 |
|         | Input signal level (0dB)                                    | Differential, CM = 0.9 V, AVDD_18, AVDDx_18 = 1.8 V  | 1       |     | V <sub>RM</sub> |
|         | Device Set-up   | 1-kHz sine wave input, Differential Configuration<br>IN1L, IN1R Routed to Right ADC, IN2L, IN2R Routed to Left ADC<br>$R_{in} = 20 \text{ k}\Omega, f_s = 48 \text{ kHz}, \text{ AOSR} = 128, \text{ MCLK} = 256 \times f_s,$<br>PLL Disabled, AGC = OFF, Channel Gain = 0dB,<br>Processing Block = PRB_R1, Power Tune = PTM_R4  |         |     |                 |
| SNR     | Signal-to-noise ratio, A-<br>weighted <sup>(1) (2)</sup>    | Inputs ac-shorted to ground  | 94      |     | dB              |
| DR      | Dynamic range A-<br>weighted <sup>(1)</sup> ( <sup>2)</sup> | -60-dB full-scale, 1-kHz input signal  | 94      |     | dB              |
| THD+N   | Total Harmonic<br>Distortion plus Noise                     | –3-dB full-scale, 1-kHz input signal   | -88     |     | dB              |
|         | Gain Error  | 1-kHz sine wave input at –3 dBFS, Differential configuration<br>$R_{in} = 20 \ k\Omega$ , $f_s = 48 \ kHz$ , AOSR=128, MCLK = 256* $f_s$ , PLL Disabled<br>AGC = OFF, Channel Gain=0 dB, Processing Block = PRB_R1,<br>Power Tune = PTM_R4, CM=0.9 V   | 0.1     |     | dB              |
|         | Input Channel<br>Separation                                 | 1 kHz sine wave input at –3 dBFS, Differential configuration<br>IN1L/IN1R differential signal routed to Right ADC,<br>IN2L/IN2R differential signal routed to Left ADC, $R_{in} = 20 \text{ k}\Omega$<br>AGC = OFF, AOSR = 128, Channel Gain=0 dB, CM=0.9 V  | 107     |     | dB              |
|         | Input Pin Crosstalk   | 1kHz sine wave input at –3 dBFS on IN2L/IN2R, IN2L/IN2R<br>internally not routed.<br>IN1L/IN1R differentially routed to Right ADC, ac-coupled to ground<br>1kHz sine wave input at –3 dBFS on IN2L/IN2R, IN2L/IN2R<br>internally not routed.<br>IN3L/IN3R differentially routed to Left ADC, ac-coupled to ground<br>Differential configuration $R_{in} = 20 \text{ k}\Omega$ , AOSR=128 Channel<br>Gain=0dB, CM=0.9 V | 109     |     | dB              |
|         | PSRR  | 217 Hz, 100 mVpp signal on AVDD_18, AVDDx_18<br>Differential configuration, Rin=20K, Channel Gain=0 dB; CM=0.9 V   | 59      |     | dB              |
| AUDIO A | ADC   | · · · · · · · · · · · · · · · · · · ·  |         |     |                 |
|         |   | IN1 - IN3, Single-Ended, Rin = 10K, PGA gain set to 0 dB   | 0       |     | dB              |
|         |   | IN1 - IN3, Single-Ended, Rin = 10K, PGA gain set to 47.5 dB  | 47.5    |     | dB              |
|         |   | IN1 - IN3, Single-Ended, Rin = 20K, PGA gain set to 0 dB   | -6      |     | dB              |
|         | ADC programmable gain                                       | IN1 - IN3, Single-Ended, Rin = 20K, PGA gain set to 47.5 dB  | 41.5    |     | dB              |
|         | amplifier gain  | IN1 - IN3, Single-Ended, Rin = 40K, PGA gain set to 0 dB   | -12     |     | dE              |
|         |   | IN1 - IN3, Single-Ended, Rin = 40K, PGA gain set to 47.5 dB  | 35.5    |     | dE              |
|         |   | IN4, Single-Ended, Rin = 20K, PGA gain set to 0 dB   | -6      |     | dE              |
|         |   | IN4, Single-Ended, Rin = 20K, PGA gain set to 47.5 dB  | 41.5    |     | dB              |
|         | ADC programmable gain amplifier step size                   | 1-kHz tone   | 0.5     |     | dB              |



#### 8.7 Electrical Characteristics, Bypass Outputs

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|       | PARAMETER                                   | TEST CONDITIONS   | MIN        | TYP  | MAX | UNIT  |
|-------|---|---|------------|------|-----|---|
| ANALO | G BYPASS TO RECEIVER AMPLIFIER, D           |   |            |      |     |   |
|       | Device Setup                                | Load = 32 $\Omega$ (differential), 56 pF;<br>Input CM=0.9 V; Output CM=1.65 V;<br>IN1L routed to RECP and IN1R routed to<br>RECM;<br>Channel Gain=0 dB  |            |      |     |   |
|       | Full scale differential input voltage (0dB) |   |            | 1    |     | V <sub>RMS</sub>                            |
|       | Gain Error                                  | 707 mVrms (-3 dBFS), 1-kHz input signal   |            | 0.5  |     | dB  |
|       | Noise, A-weighted <sup>(1)</sup>            | Idle Channel, IN1L and IN1R ac-shorted to ground  |            | 13   |     | μV <sub>RMS</sub>                           |
| THD+N | Total Harmonic Distortion plus Noise        | 707 mVrms (–3dBFS), 1-kHz input signal  |            | -88  |     | dB  |
| ANALO | G BYPASS TO HEADPHONE AMPLIFIER             | , PGA MODE  |            |      |     |   |
|       | Device Set-up                               | Load = 16 $\Omega$ (single-ended), 56 pF; HVDD_18<br>= 3.3 V<br>Input CM=0.9 V; Output CM=1.65 V<br>IN1L routed to ADCPGA_L, ADCPGA_L<br>routed through MAL to HPL; and IN1R routed<br>to ADCPGA_R, ADCPGA_R routed through<br>MAR to HPR; R <sub>in</sub> = 20K; Channel Gain = 0 dB |            |      |     |   |
|       | Full scale input voltage (0dB)              |   |            | 0.5  |     | $V_{RMS}$                                   |
|       | Gain Error                                  | 446 mVrms (–1 dBFS), 1-kHz input signal   |            | -1.2 |     | dB  |
|       | Noise, A-weighted <sup>(1)</sup>            | Idle Channel, IN1L and IN1R ac-shorted to ground  |            | 6    |     | μV <sub>RMS</sub>                           |
| THD+N | Total Harmonic Distortion plus Noise        | 446 mVrms (-1 dBFS), 1-kHz input signal   |            | -81  |     | dB  |
| ANALO | G BYPASS TO HEADPHONE AMPLIFIER             | (GROUND-CENTERED CIRCUIT CONFIGURAT   | TION), PGA | MODE |     |   |
|       | Device Set-up                               | Load = 16 $\Omega$ (single-ended), 56 pF;<br>Input CM=0.9 V;<br>IN1L routed to ADCPGA_L, ADCPGA_L<br>routed through MAL to HPL; and IN1R routed<br>to ADCPGA_R, ADCPGA_R routed through<br>MAR to HPR; R <sub>in</sub> = 20K; Channel Gain = 0 dB                                     |            |      |     |   |
|       | Full scale input voltage (0 dB)             |   |            | 0.5  |     | V <sub>RMS</sub>                            |
|       | Gain Error                                  | 446 mVrms (–1 dBFS), 1-kHz input signal   |            | -1.0 |     | dB  |
|       | Noise, A-weighted <sup>(1)</sup>            | Idle Channel, IN1L and IN1R AC-shorted to ground  |            | 11   |     | μV <sub>RM</sub>                            |
| THD+N | Total Harmonic Distortion plus Noise        | 446 mVrms (-1 dBFS), 1-kHz input signal   |            | -67  |     | dB  |
| ANALO | G BYPASS TO LINE-OUT AMPLIFIER, PO          | GA MODE   |            |      |     |   |
|       | Device Set-up                               | Load = 10 K $\Omega$ (single-ended), 56 pF;<br>Input and Output CM=0.9V;<br>IN1L routed to ADCPGA_L and IN1R routed<br>to ADCPGA_R; Rin = 20k<br>ADCPGA_L routed through MAL to LOL and   |            |      |     |   |
|       | ·   | ADCPGA_R routed through MAR to LOR;<br>Channel Gain = 0 dB  |            |      |     |   |
|       | Full scale input voltage (0 dB)             | ADCPGA_R routed through MAR to LOR;   |            | 0.5  |     | V <sub>RMS</sub>                            |
|       |   | ADCPGA_R routed through MAR to LOR;   |            | 0.5  |     | V <sub>RMS</sub><br>dB                      |
|       | Full scale input voltage (0 dB)             | ADCPGA_R routed through MAR to LOR;<br>Channel Gain = 0 dB  |            |      |     | V <sub>RMS</sub><br>dB<br>µV <sub>RMS</sub> |

(1) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



#### TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015

www.ti.com.cn

#### **Electrical Characteristics, Bypass Outputs (continued)**

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

| PARAMETER                               | TEST CONDITIONS  | MIN | TYP  | MAX | UNIT             |
|---|--|-----|------|-----|------------------|
| ANALOG BYPASS TO LINE-OUT AMPLIFIER, DI | RECT MODE  |     |      |     |                  |
| Device Set-up                           | Load = 10 K $\Omega$ (single-ended), 56 pF;<br>Input and Output CM=0.9 V;<br>IN1L routed to LOL and IN1R routed to LOR;<br>Channel Gain = 0 dB |     |      |     |                  |
| Full scale input voltage (0 dB)         |  |     | 0.5  |     | V <sub>RMS</sub> |
| Gain Error                              | 446 mVrms (-1 dBFS), 1-kHz input signal  |     | -0.3 |     | dB               |
| Noise, A-weighted <sup>(1)</sup>        | Idle Channel,<br>IN1L and IN1R AC-shorted to ground  |     | 3    |     | $\mu V_{RMS}$    |

#### 8.8 Electrical Characteristics, Microphone Interface

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

| PARAMETER                  | TEST CONDIT                              | IONS                      | MIN TYP M                            | AX UNIT       |
|----------------------------|--|---------------------------|--------------------------------------|---------------|
| MICROPHONE BIAS (MICBIAS o | r MICBIAS_EXT)                           |                           | L.                                   |               |
|                            |  | Micbias Mode 0            | 1.63                                 | V             |
|                            | CM=0.9 V, AVDD3_33 = 1.8 V               | Micbias Mode 3            | AVDD3_3<br>3                         | V             |
| Bias voltage               |  | Micbias Mode 0            | 1.36                                 | V             |
|                            | CM=0.75 V, AVDD3_33 = 1.8 V              | Micbias Mode 3            | AVDD3_3<br>3                         | V             |
| MICROPHONE BIAS (MICBIAS o | r MICBIAS_EXT)                           |                           |                                      |               |
|                            |  | Micbias Mode 0            | 1.63                                 | V             |
|                            |  | Micbias Mode 1            | 2.36                                 | V             |
|                            | CM=0.9 V, AVDD3_33 = 3.3 V               | Micbias Mode 2            | 2.91                                 | V             |
|                            |  | Micbias Mode 3            | 2.36<br>2.91<br>AVDD3_3<br>3<br>1.36 | V             |
| Bias voltage               |  | Micbias Mode 0            | 1.36                                 | V             |
|                            |  | Micbias Mode 1            | 1.97                                 | V             |
|                            | CM=0.75 V, AVDD3_33 = 3.3 V              | Micbias Mode 2            | 2.42                                 | V             |
|                            |  | Micbias Mode 3            | AVDD3_3<br>3                         | V             |
|                            | CM=0.9 V, Micbias Mode 2, A-weig         | hted, 20Hz to 20kHz       | 26                                   | $\mu V_{RMS}$ |
| Output Noise               | bandwidth,<br>Current load = 0mA.        |                           | 184                                  | nV/√H<br>z    |
| Current Sourcing           | Micbias Mode 0 (CM=0.9 V) <sup>(1)</sup> |                           | 3                                    | mA            |
|                            | Micbias Mode 1 or Micbias Mode 2         | (CM=0.9 V) <sup>(2)</sup> | 7                                    | mA            |
| Inline Resistance          | Micbias Mode 3                           |                           | 63.6                                 | Ω             |

(1) To provide 3mA, Micbias Mode 0 voltage yields typical voltage of 1.60V for Common Mode of 0.9V.

(2) To provide 7mA, Micbias Mode 1 voltage yields typical voltage of 2.31V, and Micbias Mode 2 voltage yields typical voltage of 2.86V for Common Mode of 0.9V.



#### 8.9 Electrical Characteristics, Audio DAC Outputs

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|         | PARAMETER   | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT             |
|---------|---|--|-----|-------|-----|------------------|
| AUDIO D | AC – STEREO SINGLE-ENDED LINE C                     | DUTPUT   |     |       |     |                  |
|         | Device Set-up                                       | Load = 10 k $\Omega$ (single-ended), 5 6pF<br>Input & Output CM=0.9 V<br>DOSR = 128, MCLK=256* f <sub>s</sub> ,<br>Channel Gain = 0dB,<br>Processing Block = PRB_P1,<br>Power Tune = PTM_P4  |     |       |     |                  |
|         | Full scale output voltage (0dB)                     |  |     | 0.5   |     | V <sub>RMS</sub> |
| SNR     | Signal-to-noise ratio A-weighted <sup>(1) (2)</sup> | All zeros fed to DAC input   | 85  | 101   |     | dB               |
| DR      | Dynamic range, A-weighted <sup>(1) (2)</sup>        | –60-dB 1-kHz input full-scale signal, Word length=20 bits  |     | 101   |     | dB               |
| THD+N   | Total Harmonic Distortion plus Noise                | –3-dB full-scale, 1-kHz input signal   |     | -88   |     | dB               |
|         | DAC Gain Error                                      | –3-dB full-scale, 1-kHz input signal   |     | 0.1   |     | dB               |
|         | DAC Mute Attenuation                                | Mute   |     | 119   |     | dB               |
|         | DAC channel separation                              | -1 dB, 1-kHz signal, between left and right Line out   |     | 108   |     | dB               |
|         |   | 100 mVpp, 1-kHz signal applied to AVDD_18, AVDDx_18  |     | 71    |     | dB               |
|         | DAC PSRR  | 100 mVpp, 217-Hz signal applied to AVDD_18, AVDDx_18   |     | 71    |     | dB               |
| AUDIO D | AC – STEREO SINGLE-ENDED LINE C                     | DUTPUT   |     |       |     |                  |
|         | Device Setup  | Load = 10 k $\Omega$ (single-ended), 56pF<br>Input & Output CM=0.75 V; AVDD_18, AVDDx_18,<br>HVDD_18=1.5 V<br>DOSR = 128<br>MCLK=256* fs<br>Channel Gain = 0 dB<br>Processing Block = PRB_P1<br>Power Tune = PTM_P4                                      |     |       |     |                  |
|         | Full scale output voltage (0dB)                     |  |     | 0.375 |     | V <sub>RMS</sub> |
| SNR     | Signal-to-noise ratio, A-weighted <sup>(1)</sup>    | All zeros fed to DAC input   |     | 99    |     | dB               |
| DR      | Dynamic range, A-weighted (1) (2)                   | -60dB 1 kHz input full-scale signal, Word length=20 bits   |     | 99    |     | dB               |
| THD+N   | Total Harmonic Distortion plus Noise                | -3 dB full-scale, 1-kHz input signal   |     | -88   |     | dB               |
| AUDIO D | AC – MONO DIFFERENTIAL LINE OUT                     | IPUT   |     |       |     |                  |
|         | Device Setup  | Load = $10 \text{ k}\Omega$ (differential), 56 pF<br>Input & Output CM=0.9 V, LOL signal routed to LOR<br>amplifier<br>DOSR = $128$ , MCLK= $256^{\circ} \text{ f}_{s}$ ,<br>Channel Gain = $0dB$ ,<br>Processing Block = PRB_P1,<br>Power Tune = PTM_P4 |     |       |     |                  |
|         | Full scale output voltage (0dB)                     |  |     | 1     |     | V <sub>RMS</sub> |
| SNR     | Signal-to-noise ratio A-weighted <sup>(1) (2)</sup> | All zeros fed to DAC input   |     | 101   |     | dB               |
| DR      | Dynamic range, A-weighted (1) (2)                   | -60 dB 1-kHz input full-scale signal,  |     | 101   |     | dB               |
| THD+N   | Total Harmonic Distortion plus Noise                | –3-dB full-scale, 1-kHz input signal   |     | -86   |     | dB               |
|         | DAC Gain Error                                      | -3-dB full-scale, 1-kHz input signal   |     | 0.1   |     | dB               |

(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20 Hz to 20-kHz bandwidth using an audio analyzer.

<sup>(2)</sup> All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



#### **Electrical Characteristics, Audio DAC Outputs (continued)**

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|          | PARAMETER  | TEST CONDITIONS  | MIN           | TYP   | MAX | UNIT             |
|----------|--|--|---------------|-------|-----|------------------|
|          | DAC Mute Attenuation                                 | Mute   |               | 97    |     | dB               |
|          |  | 100 mVpp, 1-kHz signal applied to AVDD_18, AVDDx_18  |               | 62    |     | dB               |
|          | DAC PSRR   | 100 mVpp, 217-Hz signal applied to AVDD_18, AVDDx_18   |               | 63    |     | dB               |
|          | AC – STEREO SINGLE-ENDED HEADF                       | HONE OUTPUT (GROUND-CENTERED CIRCUIT CO  | <b>NFIGUR</b> | TION) |     |                  |
|          | Device Set-up  | Load = 16 $\Omega$ (single-ended), 56 pF,<br>Input CM=0.9 V;<br>DOSR = 128, MCLK=256* f <sub>s</sub> ,<br>Channel Gain = 0 dB,<br>Processing Block = PRB_P1,<br>Power Tune = PTM_P3,<br>Headphone Output Strength=100% |               |       |     |                  |
| Output 1 | Output voltage                                       |  |               | 0.5   |     | V <sub>RMS</sub> |
| SNR      | Signal-to-noise ratio, A-weighted <sup>(3)</sup>     | All zeros fed to DAC input   | 80            | 94    |     | dB               |
| DR       | Dynamic range, A-weighted <sup>(3) (4)</sup>         | -60 dB 1-kHz input full-scale signal   |               | 93    |     | dB               |
| THD+N    | Total Harmonic Distortion plus Noise                 | -3-dB full-scale, 1-kHz input signal   |               | -71   | -55 | dB               |
|          | DAC Gain Error                                       | –3-dB, 1-kHz input full scale signal   |               | -0.2  |     | dB               |
|          | DAC Mute Attenuation                                 | Mute   |               | 92    |     | dB               |
|          | DAC channel separation                               | -3 dB, 1-kHz signal, between left and right HP out   |               | 83    |     | dB               |
|          | DAC PSRR   | 100 mVpp, 1-kHz signal applied to AVDD_18,<br>AVDD1x_18  |               | 55    |     | dB               |
|          | DACPSRR  | 100 mVpp, 217-Hz signal applied to AVDD_18, AVDD1x_18  |               | 55    |     | dB               |
|          | Power Delivered                                      | THDN $\leq$ -40 dB, Load = 16 $\Omega$   |               | 15    |     | mW               |
| Output 2 | Output voltage                                       | Load = 16 $\Omega$ (single-ended), Channel Gain = 5 dB   |               | 0.8   |     | V <sub>RMS</sub> |
| SNR      | Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup> | All zeros fed to DAC input, Load = 16 $\Omega$   |               | 96    |     | dB               |
|          | Power Delivered                                      | THDN ≤ –40 dB, Load = 16 Ω   |               | 24    |     | mW               |
| Output 3 | Output voltage                                       | Load = 32 $\Omega$ (single-ended), Channel Gain = 5 dB   |               | 0.9   |     | V <sub>RMS</sub> |
| SNR      | Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup> | All zeros fed to DAC input, Load = 32 $\Omega$   |               | 97    |     | dB               |
|          | Power Delivered                                      | THDN ≤ $-40 \text{ dB}$ , Load = 32 Ω  |               | 22    |     | mW               |
| AUDIO DA | AC – STEREO SINGLE-ENDED HEADF                       | PHONE OUTPUT (UNIPOLAR CIRCUIT CONFIGURA   | FION)         |       |     |                  |
|          | Device Set-up  | Load = 16 $\Omega$ (single-ended), 56 pF<br>Input & Output CM=0.9 V, DOSR = 128,<br>MCLK=256* f <sub>s</sub> , Channel Gain=0dB<br>Processing Block = PRB_P1<br>Power Tune = PTM_P4<br>Headphone Output Control = 100% |               |       |     |                  |
|          | Full scale output voltage (0dB)                      |  |               | 0.5   |     | V <sub>RMS</sub> |
| SNR      | Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup> | All zeros fed to DAC input   |               | 100   |     | dB               |
| DR       | Dynamic range, A-weighted <sup>(3) (4)</sup>         | -60 dB 1-kHz input full-scale signal, Power Tune = PTM_P4  |               | 100   |     | dB               |
| THD+N    | Total Harmonic Distortion plus Noise                 | –3 dB full-scale, 1-kHz input signal   |               | -79   |     | dB               |
|          | DAC Gain Error                                       | -3 dB, 1-kHz input full scale signal   |               | -0.2  |     | dB               |

(3) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20 Hz to 20-kHz bandwidth using an audio analyzer.

<sup>(4)</sup> All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



### **Electrical Characteristics, Audio DAC Outputs (continued)**

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|         | PARAMETER   | TEST CONDITIONS  | MIN   | TYP   | MAX | UNIT             |
|---------|---|--|-------|-------|-----|------------------|
|         | DAC Mute Attenuation                                    | Mute   |       | 119   |     | dB               |
|         | DAC channel separation                                  | -1 dB, 1-kHz signal, between left and right HP out   |       | 88    |     | dB               |
|         |   | 100 mVpp, 1-kHz signal applied to AVDD_18,<br>AVDD1x_18  |       | 64    |     | dB               |
|         | DAC PSRR  | 100 mVpp, 217-Hz signal applied to AVDD_18, AVDD1x_18  | 70    |       |     | dB               |
|         | Power Delivered   | $R_L$ =16 Ω<br>THDN ≤ -40 dB, Input CM=0.9 V,<br>Output CM=0.9 V   | 15    |       | mW  |                  |
| AUDIO D | AC – STEREO SINGLE-ENDED HEADF                          | HONE OUTPUT (UNIPOLAR CIRCUIT CONFIGURA  | TION) |       |     |                  |
|         | Device Set-up   | Load = 16 $\Omega$ (single-ended), 56 pF,<br>Input & Output CM=0.75 V; AVDD_18, AVDDx_18,<br>HVDD_18=1.5 V,<br>DOSR = 128, MCLK=256* f <sub>s</sub> ,<br>Channel Gain = 0 dB,<br>Processing Block = PRB_P1,<br>Power Tune = PTM_P4<br>Headphone Output Control = 100%  |       |       |     |                  |
|         | Full scale output voltage (0dB)                         |  |       | 0.375 |     | V <sub>RMS</sub> |
| SNR     | Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup>    | All zeros fed to DAC input   |       | 99    |     | dB               |
| DR      | Dynamic range, A-weighted (3) (4)                       | -60dB 1 kHz input full-scale signal  |       | 99    |     | dB               |
| THD+N   | Total Harmonic Distortion plus Noise                    | –3-dB full-scale, 1-kHz input signal   |       | -77   |     | dB               |
| AUDIO D | AC – MONO DIFFERENTIAL RECEIVE                          | ROUTPUT  | •     |       |     |                  |
|         | Device Setup  | Load = $32 \Omega$ (differential), 56 pF,<br>Output CM=1.65 V,<br>AVDDx_18=1.8 V, DOSR = $128$<br>MCLK= $256^* f_s$ , Left DAC routed to LOL to RECP,<br>LOL signal routed to LOR to RECM, Channel<br>(Receiver Driver) Gain = 6dB for full scale output<br>signal,<br>Processing Block = PRB_P4,<br>Power Tune = PTM_P4 |       |       |     |                  |
|         | Full scale output voltage (0dB)                         |  |       | 2     |     | V <sub>RMS</sub> |
| SNR     | Signal-to-noise ratio, A-weighted <sup>(3) (4)</sup>    | All zeros fed to DAC input   | 90    | 99    |     | dB               |
| DR      | Dynamic range, A-weighted <sup>(3)</sup> <sup>(4)</sup> | –60-dB 1-kHz input full-scale signal   |       | 97    |     | dB               |
| THD+N   | Total Harmonic Distortion plus Noise                    | –3-dB full-scale, 1-kHz input signal   |       | -81   |     | dB               |
|         | DAC PSRR  | 100 mVpp, 1-kHz signal applied to AVDD_18,<br>AVDD1x_18  |       | 56    |     | dB               |
|         |   | 100 mVpp, 217-Hz signal applied to AVDD_18,<br>AVDD1x_18   |       | 58    |     | dB               |
|         | Power Delivered   | $R_L$ =32 Ω<br>THDN ≤ −40 dB, Input CM=0.9 V,<br>Output CM=1.65 V  | 117   |       |     | mW               |



#### TLV320AIC3262

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015

#### 8.10 Electrical Characteristics, Class-D Outputs

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

|                | PARAMETER                         | TEST COND   | TIONS  | MIN TYP MAX      | UNIT             |  |
|----------------|-----------------------------------|---|--|------------------|------------------|--|
| DAC OUT        | PUT TO CLASS-D SPEAKER            | $\Omega$ OUTPUT; LOAD = 8 $\Omega$ (DIFFE   | RENTIAL), 56 pF + 33 µ   | H                |                  |  |
|                | Output voltage                    | SLVDD=SRVDD=3.6, BTL me<br>= 0 dBFS, class-D gain = 12 d<br>CM=0.9 V  | 2.67   | V <sub>RMS</sub> |                  |  |
| SNR            | Signal-to-noise ratio             | SLVDD=SRVDD=3.6 V, BTL n<br>gain = 6 dB, measured as idle<br>weighted (with respect to full-s<br>Vrms) <sup>(1)</sup> <sup>(2)</sup> , CM=0.9 V | -channel noise, A-   | 91               | dB               |  |
| THD            | Total harmonic distortion         | SLVDD=SRVDD=3.6 V, BTL n<br>input = 0dBFS, class-D gain =   |  | -66              | dB               |  |
| THD+N          | Total harmonic distortion + noise | SLVDD=SRVDD=3.6 V, BTL n<br>input = 0dBFS, class-D gain =   |  | -66              | dB               |  |
| 2022           | Power-supply rejection            | SLVDD=SRVDD=3.6 V, BTL n<br>SPKVDD = 200 mVp-p at 1 kH  |  | 67               | dB               |  |
| PSRR           | ratio <sup>(1)</sup>              | SLVDD=SRVDD=3.6 V, BTL n<br>SPKVDD = 200 mVp-p at 217   |  | 67               | dB               |  |
|                | Mute attenuation                  | Analog Mute Only  |  | 102              | dB               |  |
|                |                                   |   | SLVDD = SRVDD =<br>3.6 V   | 0.72             |                  |  |
|                |                                   | THD+N = 10%, f = 1 kHz,<br>Class-D Gain = 12 dB, CM = $0.9 \text{ V}$ , R <sub>I</sub> = 8 $\Omega$   | SLVDD = SRVDD =<br>4.2 V   | 1.00             |                  |  |
| <b>D</b>       | •••                               | 0.5 V, NL = 0.12  | SLVDD = SRVDD =<br>5.5 V   | 1.70             |                  |  |
| Po             | Maximum output power              |   | SLVDD = SRVDD =<br>3.6 V   | 0.58             | W                |  |
|                |                                   | THD+N = 1%, f = 1 kHz,<br>Class-D Gain = 12 dB, CM =<br>$0.9 V, R_1 = 8 \Omega$<br>SLVDD = SRVDD =<br>4.2 V                                     |  | 0.80             |                  |  |
|                |                                   | 0.5 V, NL = 0 12  | SLVDD = SRVDD =<br>5.5 V   | 1.37             |                  |  |
| DAC OUT        | PUT TO CLASS-D SPEAKER            | COUTPUT; LOAD = 8 $\Omega$ (DIFFE   | RENTIAL), 56 pF + 33 µl  | H                |                  |  |
|                | Output voltage                    | SLVDD=SRVDD=5 V, BTL me<br>= 0 dBFS, class-D gain = 12 d<br>CM=0.9 V  |  | 3.46             | V <sub>RMS</sub> |  |
| SNR            | Signal-to-noise ratio             | gain = 6 dB, measured as idle   | SLVDD=SRVDD=5 V, BTL measurement, class-D<br>gain = 6 dB, measured as idle-channel noise, A-<br>weighted (with respect to full-scale output value of 2 |                  |                  |  |
| THD            | Total harmonic distortion         | SLVDD=SRVDD=5 V, BTL me<br>= 0dBFS, class-D gain = 6 dB,  |  | -70              |                  |  |
| THD+N          | Total harmonic distortion + noise | SLVDD=SRVDD=5 V, BTL me<br>= 0dBFS, class-D gain = 6 dB,  | -70  |                  |                  |  |
|                | Power-supply rejection            | SLVDD=SRVDD=5 V, BTL me<br>SPKVDD = 200 mVp-p at 1 kH   |  | 67               |                  |  |
| PSRR           | ratio <sup>(1)</sup>              | SLVDD=SRVDD=5 V, BTL me<br>SPKVDD = 200 mVp-p at 217  |  | 67               |                  |  |
|                | Mute attenuation                  | Analog Mute Only  |  | 102              | dB               |  |
| P <sub>O</sub> | Maximum output power              | THD+N = 10%, f = 1 kHz,<br>Class-D Gain = 12 dB, CM = $0.9 \text{ V}$ , R <sub>L</sub> = 8 $\Omega$   | SLVDD = SRVDD = 5<br>V   | 1.41             | W                |  |

(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.



#### 8.11 Electrical Characteristics, Miscellaneous

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

| PARAMETER  | TEST CONDITIONS  | MIN TYP | MAX  | UNIT                 |
|--|--|---------|------|----------------------|
| REFERENCE - VREF_AUDIO   |  |         |      |                      |
|  | CMMode = 0 (0.9 V)   | 0.9     |      |                      |
| Reference Voltage Settings                                     | CMMode = 1 (0.75 V)  | 0.75    |      | V                    |
| Reference Noise  | CM=0.9 V, A-weighted, 20-Hz to 20-kHz bandwidth, $C_{ref}$ = 1 $\mu F$   | 1.2     |      | $\mu V_{\text{RMS}}$ |
| Decoupling Capacitor   |  | 1       |      | μF                   |
| Bias Current   |  | 99      |      | μA                   |
| miniDSP <sup>(1)</sup>   |  |         |      |                      |
| miniDSP clock frequency - ADC                                  | DVDD = 1.26 V  |         | 37.5 | MHz                  |
| miniDSP clock frequency - DAC                                  | DVDD = 1.26 V  |         | 33.0 | MHz                  |
| miniDSP clock frequency - ADC                                  | DVDD = 1.65 V  |         | 59.5 | MHz                  |
| miniDSP clock frequency - DAC                                  | DVDD = 1.65 V  |         | 55.0 | MHz                  |
| miniDSP clock frequency - ADC                                  | DVDD = 1.71 V  |         | 62.5 | MHz                  |
| miniDSP clock frequency - DAC                                  | DVDD = 1.71 V  |         | 58.0 | MHz                  |
| SHUTDOWN POWER   |  |         |      |                      |
| Device Set-up  | Coarse AVdd supply turned off, All External analog<br>supplies powered and set available, No external<br>digital input is toggled, register values are retained. |         |      |                      |
| P(total) <sup>(2)</sup>  | Sum of all supply currents, all supplies at 1.8 V<br>except for SLVDD = SRVDD = SPK_V = 3.6 V and<br>RECVDD_33 = AVDD3_33 = 3.3 V                                | 9.8     |      | μW                   |
| I(DVDD)  |  | 2.6     |      | μA                   |
| I(IOVDD)   |  | 0.15    |      | μA                   |
| I(AVDD1_18, AVDD2_18, AVDD4_18,<br>AVDD_18, HVDD_18, CPVDD_18) |  | 1.15    |      | μA                   |
| I(RECVDD_33, AVDD3_33)   |  | 0.15    |      | μA                   |
| I(SLVDD, SRVDD, SPK_V)   |  | 0.5     |      | μA                   |

(1) miniDSP clock speed is specified by design and not tested in production.

(2) For further details on playback and recording power consumption, refer to Powertune section in SLAU309.

#### 8.12 Electrical Characteristics, Logic Levels

 $T_A = 25^{\circ}C$ ; AVDD\_18, AVDDx\_18, HVDD\_18, CPVDD\_18, DVDD, IOVDD = 1.8V; AVDD3\_33, RECVDD\_33 = 3.3V; SLVDD, SRVDD, SPK\_V = 3.6V;  $f_S$  (Audio) = 48kHz; Audio Word Length = 16 bits;  $C_{ext} = 1\mu$ F on VREF\_SAR and VREF\_AUDIO pins; PLL disabled unless otherwise noted.

| PARAMETER                   | TEST CONDITIONS                                   | MIN         | TYP MAX            | UNIT |
|-----------------------------|---|-------------|--------------------|------|
| LOGIC FAMILY (CMOS)         |   |             |                    |      |
|                             | I <sub>IH</sub> = 5 μA, IOVDD > 1.65 V            | 0.7 × IOVDD |                    | V    |
| V <sub>IH</sub> Logic Level | $I_{IH} = 5 \ \mu A, \ 1.2V \le IOVDD < 1.65 \ V$ | 0.9 × IOVDD |                    | V    |
|                             | $I_{IH} = 5 \ \mu A$ , IOVDD < 1.2 V              | IOVDD       |                    | V    |
|                             | I <sub>IL</sub> = 5 μA, IOVDD > 1.65 V            | -0.3        | $0.3 \times IOVDD$ | V    |
| VIL                         | $I_{IL} = 5 \ \mu A, \ 1.2V \le IOVDD < 1.65 \ V$ |             | 0.1 × IOVDD        | V    |
|                             | I <sub>IL</sub> = 5 μA, IOVDD < 1.2 V             |             | 0                  | V    |
| M                           | I <sub>OH</sub> = 3 mA load, IOVDD > 1.65 V       | 0.8 × IOVDD |                    | V    |
| V <sub>OH</sub>             | $I_{OH}$ = 1 mA load, IOVDD < 1.65 V              | 0.8 × IOVDD |                    | V    |
| N .                         | $I_{OL}$ = 3 mA load, IOVDD > 1.65 V              |             | 0.1 × IOVDD        | V    |
| V <sub>OL</sub>             | I <sub>OL</sub> = 1 mA load, IOVDD < 1.65 V       |             | $0.1 \times IOVDD$ | V    |
| Capacitive Load             |   |             | 10                 | pF   |



#### TLV320AIC3262

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015

### 8.13 I<sup>2</sup>S/LJF/RJF Timing in Master Mode (see Figure 2)

**WCLK** represents WCLK1 pin for Audio Serial Interface number 1, WCLK2 pin for Audio Serial Interface number 2, and WCLK3 pin for Audio Serial Interface number 3. **BCLK** represents BCLK1 pin for Audio Serial Interface number 1, BCLK2 pin for Audio Serial Interface number 2, and BCLK3 pin for Audio Serial Interface number 3. **DOUT** represents DOUT1 pin for Audio Serial Interface number 1, DOUT2 pin for Audio Serial Interface number 2, and DOUT3 pin for Audio Serial Interface number 3. **DIN** represents DIN1 pin for Audio Serial Interface number 1, DIN2 pin for Audio Serial Interface number 2, and DIN3 pin for Audio Serial Interface number 3. **Specifications are at 25° C** with DVDD = 1.8V and IOVDD = 1.8 V. **Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

|                          | PARAMETER                              | IOVDD=1 | .8 V | IOVDD=3 | UNIT |      |
|--------------------------|--|---------|------|---------|------|------|
|                          | PARAMETER                              | MIN     | MAX  | MIN     | MAX  | UNIT |
| t <sub>d</sub> (WS)      | WCLK delay                             |         | 22   |         | 20   | ns   |
| t <sub>d</sub> (DO-WS)   | WCLK to DOUT delay (For LJF Mode only) |         | 22   |         | 20   | ns   |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay                     |         | 22   |         | 20   | ns   |
| t <sub>s</sub> (DI)      | DIN set-up                             | 4       |      | 4       |      | ns   |
| t <sub>h</sub> (DI)      | DIN hold                               | 4       |      | 4       |      | ns   |
| t <sub>r</sub>           | BCLK Rise time                         |         | 10   |         | 8    | ns   |
| t <sub>f</sub>           | BCLK Fall time                         |         | 10   |         | 8    | ns   |

#### 8.14 I<sup>2</sup>S/LJF/RJF Timing in Slave Mode (see Figure 3)

**WCLK** represents WCLK1 pin for Audio Serial Interface number 1, WCLK2 pin for Audio Serial Interface number 2, and WCLK3 pin for Audio Serial Interface number 3. **BCLK** represents BCLK1 pin for Audio Serial Interface number 1, BCLK2 pin for Audio Serial Interface number 2, and BCLK3 pin for Audio Serial Interface number 3. **DOUT** represents DOUT1 pin for Audio Serial Interface number 1, DOUT2 pin for Audio Serial Interface number 2, and DOUT3 pin for Audio Serial Interface number 3. **DIN** represents DIN1 pin for Audio Serial Interface number 1, DIN2 pin for Audio Serial Interface number 2, and DIN3 pin for Audio Serial Interface number 3. **Specifications are at 25° C** with DVDD = 1.8V and IOVDD = 1.8 V. **Note:** All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

|                          | PARAMETER                              | IOVDD=1 | .8 V | IOVDD= | 3.3 V | UNIT |
|--------------------------|--|---------|------|--------|-------|------|
|                          | PARAMETER                              | MIN     | MAX  | MIN    | MAX   | UNIT |
| t <sub>H</sub> (BCLK)    | BCLK high period                       | 30      |      | 30     |       | ns   |
| t <sub>L</sub> (BCLK)    | BCLK low period                        | 30      |      | 30     |       | ns   |
| t <sub>s</sub> (WS)      | WCLK set-up                            | 4       |      | 4      |       | ns   |
| t <sub>h</sub> (WS)      | WCLK hold                              | 4       |      | 4      |       | ns   |
| t <sub>d</sub> (DO-WS)   | WCLK to DOUT delay (For LJF mode only) |         | 22   |        | 20    | ns   |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay                     |         | 22   |        | 20    | ns   |
| t <sub>s</sub> (DI)      | DIN set-up                             | 4       |      | 4      |       | ns   |
| t <sub>h</sub> (DI)      | DIN hold                               | 4       |      | 4      |       | ns   |
| t <sub>r</sub>           | BCLK Rise time                         |         | 5    |        | 4     | ns   |
| t <sub>f</sub>           | BCLK Fall time                         |         | 5    |        | 4     | ns   |

#### 8.15 DSP/Mono PCM Timing in Slave Mode (see Figure 5)

|                          | PARAMETER          | IOVDD=1 | .8 V | IOVDD= | UNIT |      |
|--------------------------|--------------------|---------|------|--------|------|------|
|                          | PARAMETER          | MIN     | MAX  | MIN    | MAX  | UNIT |
| t <sub>H</sub> (BCLK)    | BCLK high period   | 30      |      | 30     |      | ns   |
| t <sub>L</sub> (BCLK)    | BCLK low period    | 30      |      | 30     |      | ns   |
| t <sub>s</sub> (WS)      | WCLK set-up        | 4       |      | 4      |      | ns   |
| t <sub>h</sub> (WS)      | WCLK hold          | 4       |      | 4      |      | ns   |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay |         | 22   |        | 20   | ns   |
| t <sub>s</sub> (DI)      | DIN set-up         | 5       |      | 5      |      | ns   |



#### DSP/Mono PCM Timing in Slave Mode (see Figure 5) (continued)

|                     | PARAMETER      | IOVDD= | 1.8 V | IOVDD= |     |      |
|---------------------|----------------|--------|-------|--------|-----|------|
|                     | PARAMETER      | MIN    | MAX   | MIN    | MAX | UNIT |
| t <sub>h</sub> (DI) | DIN hold       | 5      |       | 5      |     | ns   |
| t <sub>r</sub>      | BCLK Rise time |        | 5     |        | 4   | ns   |
| t <sub>f</sub>      | BCLK Fall time |        | 5     |        | 4   | ns   |

#### 8.16 I<sup>2</sup>C Interface Timing (see Figure 6)

|                     | DADAMETED  |                 | STAND | ARD-MODE | FAS                  | T-MODE  |      |
|---------------------|--|-----------------|-------|----------|----------------------|---------|------|
|                     | PARAMETER  | TEST CONDITIONS | MIN   | TYP MAX  | MIN                  | TYP MAX | UNIT |
| f <sub>SCL</sub>    | SCL clock frequency  |                 | 0     | 100      | 0                    | 400     | kHz  |
| t <sub>HD;STA</sub> | Hold time (repeated) START<br>condition. After this period, the first<br>clock pulse is generated. |                 | 4.0   |          | 0.8                  |         | μs   |
| t <sub>LOW</sub>    | LOW period of the SCL clock  |                 | 4.7   |          | 1.3                  |         | μs   |
| t <sub>HIGH</sub>   | HIGH period of the SCL clock   |                 | 4.0   |          | 0.6                  |         | μs   |
| t <sub>SU;STA</sub> | Set-up time for a repeated START condition   |                 | 4.7   |          | 0.8                  |         | μs   |
| t <sub>HD;DAT</sub> | Data hold time: For I2C bus devices  |                 | 0     | 3.45     | 0                    | 0.9     | μs   |
| t <sub>SU;DAT</sub> | Data set-up time   |                 | 250   |          | 100                  |         | ns   |
| t <sub>r</sub>      | SDA and SCL Rise Time  |                 |       | 1000     | 20+0.1C <sub>b</sub> | 300     | ns   |
| t <sub>f</sub>      | SDA and SCL Fall Time  |                 |       | 300      | 20+0.1C <sub>b</sub> | 300     | ns   |
| t <sub>SU;STO</sub> | Set-up time for STOP condition   |                 | 4.0   |          | 0.8                  |         | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition   |                 | 4.7   |          | 1.3                  |         | μs   |
| Cb                  | Capacitive load for each bus line  |                 |       | 400      |                      | 400     | pF   |

### 8.17 SPI Interface Timing

 $\overline{SS}$  = SCL pin, SCLK = GPI1 pin, MISO = GPO1 pin, and MOSI = SDA pin. Specifications are at 25° C with DVDD = 1.8 V. Specifications are at 25° C with DVDD = 1.8 V.

|                       | PARAMETER                      | TEST CONDITIONS | IOVE       | DD=1.8V | IOV | /DD=3.3V |       |
|-----------------------|--------------------------------|-----------------|------------|---------|-----|----------|-------|
|                       | PARAMETER                      | TEST CONDITIONS | MIN TYP MA |         | MIN | TYP MA   |       |
| t <sub>sck</sub>      | SCLK Period <sup>(1)</sup>     |                 | 50         |         | 40  |          | ns    |
| t <sub>sckh</sub>     | SCLK Pulse width High          |                 | 25         |         | 20  |          | ns    |
| t <sub>sckl</sub>     | SCLK Pulse width Low           |                 | 25         |         | 20  |          | ns    |
| t <sub>lead</sub>     | Enable Lead Time               |                 | 25         |         | 20  |          | ns    |
| t <sub>trail</sub>    | Enable Trail Time              |                 | 25         |         | 20  |          | ns    |
| t <sub>d;seqxfr</sub> | Sequential Transfer Delay      |                 | 25         |         | 20  |          | ns    |
| ta                    | Slave DOUT (MISO) access time  |                 |            | 25      |     |          | 20 ns |
| t <sub>dis</sub>      | Slave DOUT (MISO) disable time |                 |            | 25      |     |          | 20 ns |
| t <sub>su</sub>       | DIN (MOSI) data set-up time    |                 | 8          |         | 8   |          | ns    |
| t <sub>h;DIN</sub>    | DIN (MOSI) data hold time      |                 | 8          |         | 8   |          | ns    |
| t <sub>v;DOUT</sub>   | DOUT (MISO) data valid time    |                 |            | 20      |     |          | l4 ns |
| t <sub>r</sub>        | SCLK Rise Time                 |                 |            | 4       |     |          | 4 ns  |
| t <sub>f</sub>        | SCLK Fall Time                 |                 |            | 4       |     |          | 4 ns  |

(1) These parameters are based on characterization and are not tested in production.


TEXAS INSTRUMENTS


#### TLV320AIC3262

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015


www.ti.com.cn

#### 8.18 Dissipation Ratings














TLV320AIC3262 ZHCSE78A – DECEMBER 2011 – REVISED SEPTEMBER 2015








Figure 5. DSP/Mono PCM Timing in Slave Mode




Figure 6. I<sup>2</sup>C Interface Timing Diagram

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015


www.ti.com.cn

**ISTRUMENTS** 

EXAS


#### 8.19 Typical Characteristics

#### 8.19.1 Audio ADC Performance







#### 8.19.2 Audio DAC Performance



#### Audio DAC Performance (continued)



#### 8.19.3 Class-D Driver Performance



#### 8.19.4 MICBIAS Performance




Figure 19. MICBIAS Mode 2, CM = 0.9 V, AVDD3\_33 OP STAGE vs Micbias Load Current



### 9 Parameter Measurement Information

All parameters are measured according to the conditions described in Specifications.



### **10** Detailed Description

#### 10.1 Overview

The TLV320AIC3262 is a flexible, highly-integrated, low-power, low-voltage stereo audio codec with digital microphone inputs and programmable outputs, PowerTune capabilities, selectable audio-processing blocks, fixed predefined and parameterizable signal processing blocks, integrated PLL, and flexible digital audio interfaces. It is intended for applications in mobile handsets, tablets, eBooks, portable navigation devices, portable media player, portable gaming systems and portable computing. Available in a 4.81 mm x 4.81 mm 81-ball WCSP (YZF) Package, the device includes an extensive register-based control of power, input and output channel configuration, gains, effects, pin-multiplexing, and clocks, allowing the codec to be precisely targeted to its application.


The TLV320AIC3262 consists of the following blocks:

- 5.6-mW Stereo Audio ADC with 93dB SNR
- 2.7-mW Stereo 48kHz DAC Playback
- 30-mW DirectPath Headphone Driver
- 128-mW Differential Receiver Output Driver
- Stereo Class-D Speaker Drivers
- Programmable 12-Bit SAR ADC
- SPI and I2C Control Interfaces
- Three Independent Digital Audio Serial Interfaces
- Programmable PLL Generator
- Fully-Programmable Enhanced miniDSP with PurePath Studio Support

The TLV320AIC3262 features PowerTune to trade power dissipation versus performance. This mechanism has many modes that can be selected at the time of device configuration.



#### 10.2 Functional Block Diagram



#### **10.3 Feature Description**

#### 10.3.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are hardware-control pins RESET and SPI\_SELECT pin. Depending on the state of SPI\_SELECT, four pins SCL, SDA, GPO1, and GPI1 are configured for either I<sup>2</sup>C or SPI protocol. Only in I<sup>2</sup>C mode, GPI3 and GPI4 provide four possible I<sup>2</sup>C addresses for the TLV320AIC3262.

Other digital IO pins can be configured for various functions through register control.

#### 10.3.2 Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

The possible analog routings of analog input pins to ADCs and output amplifiers as well as the routing from DACs to output amplifiers can be seen in the Analog Routing Diagram.

#### 10.3.3 Multifunction Pins

Table 1 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 9 pins (MCLK1, MCLK2, BCLK1, DIN1, BCLK2, GPI01, GPI02, GPI1, GPI2).

# Table 1. Multifunction Pin Assignments for Pins MCLK1, MCLK2, WCLK1, BCLK1, DIN1, DOUT1, WCLK2, BCLK2, BCLK2, DIN2, and DOUT2

|   |                                     | 1     | 2     | 3     | 4     | 5                   | 6                | 7     | 8     | 9    | 10    |
|---|-------------------------------------|-------|-------|-------|-------|---------------------|------------------|-------|-------|------|-------|
|   | PIN FUNCTION                        | MCLK1 | MCLK2 | WCLK1 | BCLK1 | DIN1                | DOUT1            | WCLK2 | BCLK2 | DIN2 | DOUT2 |
| Α | INT1 Output                         |       |       |       |       |                     | Е                | E     | Е     |      | Е     |
| в | INT2 Output                         |       |       |       |       |                     | Е                | E     | Е     |      | E     |
| С | SAR ADC Interrupt                   |       |       |       |       |                     | Е                | E     | Е     |      | E     |
| D | CLOCKOUT Output                     |       |       | Е     |       |                     | Е                | Е     | Е     |      |       |
| Е | ADC_MOD_CLOCK Output                |       |       |       |       |                     |                  | Е     | Е     |      | Е     |
| F | Single DOUT for ASI1 (All Channels) |       |       |       |       |                     | E, D             |       |       |      |       |
| F | Single DOUT for ASI2                |       |       |       |       |                     |                  |       |       |      | E, D  |
| F | Single DOUT for ASI3                |       |       |       |       |                     |                  |       |       |      |       |
| G | Multiple DOUTs for ASI1 (L1, R1)    |       |       |       |       |                     | E                |       |       |      |       |
| G | Multiple DOUTs for ASI1 (L2, R2)    |       |       |       |       |                     |                  |       |       |      | E     |
| G | Multiple DOUTs for ASI1 (L3, R3)    |       |       |       |       |                     |                  |       | E     |      |       |
| G | Multiple DOUTs for ASI1 (L4, R4)    |       |       |       |       |                     |                  | E     |       |      |       |
| I | General Purpose Output (via Reg)    |       |       |       |       |                     | E <sup>(1)</sup> | E     | E     |      | E     |
| F | Single DIN for ASI1 (All Channels)  |       |       |       |       | E, D <sup>(2)</sup> |                  |       |       |      |       |
| F | Single DIN for ASI2                 |       |       |       |       |                     |                  |       |       | E, D |       |
| F | Single DIN for ASI3                 |       |       |       |       |                     |                  |       |       |      |       |
| н | Multiple DINs for ASI1 (L1, R1)     |       |       |       |       | E                   |                  |       |       |      |       |
| н | Multiple DINs for ASI1 (L2,<br>R2)  |       |       |       |       |                     |                  |       |       | E    |       |

(1) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (for example if DOUT1 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time)

(2) D: Default Function



#### Feature Description (continued)

| Table 1. Multifunction Pin Assignments for Pins MCLK1, MCLK2, WCLK1, BCLK1, DIN1, DOUT1, WCLK2, |
|---|
| BCLK2, DIN2, and DOUT2 (continued)  |

|    |  | 1                    | 2     | 3     | 4                    | 5    | 6     | 7     | 8                    | 9    | 10    |
|----|--|----------------------|-------|-------|----------------------|------|-------|-------|----------------------|------|-------|
|    | PIN FUNCTION                           | MCLK1                | MCLK2 | WCLK1 | BCLK1                | DIN1 | DOUT1 | WCLK2 | BCLK2                | DIN2 | DOUT2 |
| н  | Multiple DINs for ASI1 (L3, R3)        |                      | E     |       |                      |      |       |       | E                    |      |       |
| н  | Multiple DINs for ASI1 (L4, R4)        |                      | E     |       |                      |      |       | E     |                      |      |       |
| J  | Digital Mic Data                       |                      | E     |       |                      | Е    |       |       |                      | E    |       |
| к  | Input to PLL_CLKIN                     | S <sup>(3)</sup> , D | S     |       | S <sup>(4)</sup>     | S    |       |       | S <sup>(4)</sup>     |      |       |
| L  | Input to ADC_CLKIN                     | S <sup>(3)</sup> , D | s     |       | S <sup>(4)</sup>     |      |       |       | S <sup>(4)</sup>     |      |       |
| М  | Input to DAC_CLKIN                     | S <sup>(3)</sup> , D | s     |       | S <sup>(4)</sup>     |      |       |       | S <sup>(4)</sup>     |      |       |
| Ν  | Input to CDIV_CLKIN                    | S <sup>(3)</sup> , D | s     |       | S                    | S    |       |       | S                    |      |       |
| 0  | Input to LFR_CLKIN                     | S <sup>(3)</sup> , D | s     | S     |                      |      |       | S     | S                    | S    |       |
| Ρ  | Input to HF_CLK                        | S <sup>(3)</sup>     |       |       |                      |      |       |       |                      |      |       |
| Q  | Input to REF_1MHz_CLK                  | S <sup>(3)</sup>     |       |       |                      |      |       |       |                      |      |       |
| R  | General Purpose Input (via<br>Reg)     |                      |       |       |                      | E    |       | E     | E                    | E    |       |
| S  | ISR Interrupt for miniDSP<br>(via Reg) |                      |       |       |                      |      |       |       |                      | E    |       |
| т  | WCLK Output for ASI1                   |                      |       | Е     |                      |      |       |       |                      |      |       |
| U  | WCLK Input for ASI1                    |                      |       | S, D  |                      |      |       |       |                      |      |       |
| v  | BCLK Output for ASI1                   |                      |       |       | E                    |      |       |       |                      |      |       |
| w  | BCLK Input for ASI1                    |                      |       |       | S <sup>(4)</sup> , D |      |       |       |                      |      |       |
| Х  | WCLK Output for ASI2                   |                      |       |       |                      |      |       | E     |                      |      |       |
| Υ  | WCLK Input for ASI2                    |                      |       |       |                      |      |       | S, D  |                      |      |       |
| z  | BCLK Output for ASI2                   |                      |       |       |                      |      |       |       | E                    |      |       |
| AA | BCLK Input for ASI2                    |                      |       |       |                      |      |       |       | S <sup>(4)</sup> , D |      |       |
| BB | WCLK Output for ASI3                   |                      |       |       |                      |      |       |       |                      |      |       |
| СС | WCLK Input for ASI3                    |                      |       |       |                      |      |       |       |                      |      |       |
| DD | BCLK Output for ASI3                   |                      |       |       |                      |      |       |       |                      |      |       |
| EE | BCLK Input for ASI3                    |                      |       |       |                      |      |       |       |                      |      |       |

S<sup>(3)</sup>: The MCLK1 pin could be chosen to drive the PLL, ADC Clock, DAC Clock, CDIV Clock, LFR Clock, HF Clock, and (3)

REF\_1MHz\_CLK inputs **simultaneously** S<sup>(4)</sup>: The BCLK1 or BCLK2 pins could be chosen to drive the PLL, ADC Clock, DAC Clock, and audio interface bit clock inputs (4) simultaneously

#### Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4

|   |                         | 11    | 12    | 13   | 14    | 15    | 16    | 17                           | 18                           | 19   | 20                  | 21                  |
|---|-------------------------|-------|-------|------|-------|-------|-------|------------------------------|------------------------------|------|---------------------|---------------------|
|   | PIN FUNCTION            | WCLK3 | BCLK3 | DIN3 | DOUT3 | GPIO1 | GPIO2 | GPO1/<br>MISO <sup>(1)</sup> | GPI1/<br>SCLK <sup>(1)</sup> | GPI2 | GPI3 <sup>(2)</sup> | GPI4 <sup>(2)</sup> |
| Α | INT1 Output             |       |       |      |       | E     | E     | Е                            |                              |      |                     |                     |
| в | INT2 Output             |       |       |      |       | E     | E     | Е                            |                              |      |                     |                     |
| С | SAR ADC Interrupt       |       |       |      |       | E     | Е     | Е                            |                              |      |                     |                     |
| D | CLOCKOUT Output         |       |       |      |       | E     | Е     | Е                            |                              |      |                     |                     |
| E | ADC_MOD_CLOCK<br>Output |       |       |      |       | E     | E     | E                            |                              |      |                     |                     |

(1) GPO1 and GPI1 can only be utilized for functions defined in this table when part utilizes I<sup>2</sup>C for control. In SPI mode, these pins serve as the MISO and SCLK, respectively.

GPI3 and GPI4 can only be utilized for functions defined in this table when part utilizes SPI for control. In I<sup>2</sup>C mode, these pins serve as (2) I<sup>2</sup>C address pins.



# Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPI01, GPI02, GP01,<br/>GPI1, GPI2, GPI3, and GPI4 (continued)

|    | 11 12 13 14 15 16 17 18 19 20 21       |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
|----|--|------------------|-------|------------|-------|------------------|------------------|---------------------|---------------------|------------------|---------------------------|---------------------------|
|    | PIN FUNCTION                           | WCLK3            | BCLK3 | 13<br>DIN3 | DOUT3 | GPIO1            | 16<br>GPIO2      | 17<br>GPO1/         | 18<br>GPI1/         | 19<br>GPI2       | 20<br>GPI3 <sup>(2)</sup> | 21<br>GPI4 <sup>(2)</sup> |
|    |  | WOLKS            | BULKS | DINS       | 00013 | GFIOT            | GFIOZ            | MISO <sup>(1)</sup> | SCLK <sup>(1)</sup> | GFIZ             | GFI3                      | GF14 V                    |
| F  | Single DOUT for ASI1<br>(All Channels) |                  |       |            |       |                  |                  | E                   |                     |                  |                           |                           |
| F  | Single DOUT for ASI2                   |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| F  | Single DOUT for ASI3                   |                  |       |            | E, D  |                  |                  |                     |                     |                  |                           |                           |
| G  | Multiple DOUTs for ASI1 (L1, R1)       |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| G  | Multiple DOUTs for ASI1 (L2, R2)       |                  |       |            | E     |                  | E                | E                   |                     |                  |                           |                           |
| G  | Multiple DOUTs for ASI1 (L3, R3)       |                  | E     |            | E     | Е                | E                | Е                   |                     |                  |                           |                           |
| G  | Multiple DOUTs for ASI1 (L4, R4)       | E                |       |            |       | Е                | Е                | Е                   |                     |                  |                           |                           |
| I  | General Purpose<br>Output (via Reg)    | E <sup>(3)</sup> | E     |            | E     | Е                | E                | E                   |                     |                  |                           |                           |
| F  | Single DIN for ASI1<br>(All Channels)  |                  |       |            |       |                  |                  |                     |                     | E                |                           |                           |
| F  | Single DIN for ASI2                    |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| F  | Single DIN for ASI3                    |                  |       | E, D       |       |                  |                  |                     |                     |                  |                           |                           |
| н  | Multiple DINs for ASI1 (L1, R1)        |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| н  | Multiple DINs for ASI1 (L2, R2)        |                  |       |            |       |                  | E                |                     | E                   | E                |                           |                           |
| н  | Multiple DINs for ASI1<br>(L3, R3)     |                  |       | Е          |       | Е                | Е                |                     | E                   | E                |                           |                           |
| н  | Multiple DINs for ASI1<br>(L4, R4)     |                  |       |            |       | Е                | E                |                     | E                   | E                |                           |                           |
| J  | Digital Mic Data                       |                  |       |            |       | Е                | E                |                     | E                   | Е                |                           |                           |
| κ  | Input to PLL_CLKIN                     |                  |       |            |       | S <sup>(4)</sup> | S <sup>(4)</sup> |                     | S <sup>(4)</sup>    | S <sup>(4)</sup> |                           |                           |
| L  | Input to ADC_CLKIN                     |                  |       |            |       | S <sup>(4)</sup> | S <sup>(4)</sup> |                     | S <sup>(4)</sup>    | S <sup>(4)</sup> |                           |                           |
| М  | Input to DAC_CLKIN                     |                  |       |            |       | S <sup>(4)</sup> | S <sup>(4)</sup> |                     | S <sup>(4)</sup>    | S <sup>(4)</sup> |                           |                           |
| Ν  | Input to CDIV_CLKIN                    |                  |       |            |       |                  |                  |                     | S                   | S                |                           |                           |
| 0  | Input to LFR_CLKIN                     | S                | S     |            |       | s                | S                |                     | S                   | S                |                           |                           |
| Ρ  | Input to HF_CLK                        |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| Q  | Input to<br>REF_1MHz_CLK               |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| R  | General Purpose Input<br>(via Reg)     | E                | E     | Е          |       | E                | E                |                     | E                   | E                |                           |                           |
| S  | ISR Interrupt for<br>miniDSP (via Reg) |                  |       |            |       | Е                | E                |                     | E                   |                  |                           |                           |
| т  | WCLK Output for ASI1                   |                  |       |            | E     | Е                |                  |                     |                     |                  |                           |                           |
| U  | WCLK Input for ASI1                    |                  |       |            |       | E                |                  |                     |                     |                  |                           |                           |
| ۷  | BCLK Output for ASI1                   |                  |       |            |       |                  | E                |                     |                     |                  |                           |                           |
| W  | BCLK Input for ASI1                    |                  |       |            |       |                  | E                |                     |                     |                  |                           |                           |
| X  | WCLK Output for ASI2                   |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| Y  | WCLK Input for ASI2                    |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| Z  | BCLK Output for ASI2                   |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |
| AA | BCLK Input for ASI2                    |                  |       |            |       |                  |                  |                     |                     |                  |                           |                           |

(3) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (for example if WCLK3 has been allocated for General Purpose Output, it cannot be used as the ASI3 WCLK output at the same time)

(4) S<sup>(4)</sup>: The GPIO1, GPIO2, GPI1, or GPI2 pins could be chosen to drive the PLL, ADC Clock, and DAC Clock inputs simultaneously



# Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPI01, GPI02, GP01,<br/>GPI1, GPI2, GPI3, and GPI4 (continued)

|    |                             | 11                  | 12    | 13   | 14    | 15    | 16    | 17                           | 18                           | 19   | 20                  | 21                  |
|----|-----------------------------|---------------------|-------|------|-------|-------|-------|------------------------------|------------------------------|------|---------------------|---------------------|
|    | PIN FUNCTION                | WCLK3               | BCLK3 | DIN3 | DOUT3 | GPIO1 | GPIO2 | GPO1/<br>MISO <sup>(1)</sup> | GPI1/<br>SCLK <sup>(1)</sup> | GPI2 | GPI3 <sup>(2)</sup> | GPI4 <sup>(2)</sup> |
| BB | WCLK Output for ASI3        | E                   |       |      |       |       |       |                              |                              |      |                     |                     |
| СС | WCLK Input for ASI3         | S, D <sup>(5)</sup> |       |      |       |       |       |                              |                              |      |                     |                     |
| DD | BCLK Output for ASI3        |                     | E     |      |       |       |       |                              |                              |      |                     |                     |
| EE | BCLK Input for ASI3         |                     | S, D  |      |       |       |       |                              |                              |      |                     |                     |
| FF | ADC BCLK Input for<br>ASI1  |                     |       |      |       | E     | E     |                              | Ш                            | E    | E                   | E                   |
| GG | ADC WCLK Input for<br>ASI1  |                     |       |      |       | E     | E     |                              | Е                            | E    | E                   | Е                   |
| нн | ADC BCLK Output for<br>ASI1 |                     |       |      |       | E     | E     |                              |                              |      |                     |                     |
| II | ADC WCLK Output for<br>ASI1 |                     |       |      |       | E     | Е     |                              |                              |      |                     |                     |
| IJ | ADC BCLK Input for<br>ASI2  |                     |       |      |       | E     | E     |                              | Е                            | E    | Е                   | E                   |
| КК | ADC WCLK Input for<br>ASI2  |                     |       |      |       | E     | E     |                              | Е                            | E    | Е                   | E                   |
| LL | ADC BCLK Output for<br>ASI2 |                     |       |      |       | E     | E     |                              |                              |      |                     |                     |
| мм | ADC WCLK Output for<br>ASI2 |                     |       |      |       | E     | Е     |                              |                              |      |                     |                     |
| NN | ADC BCLK Input for<br>ASI3  |                     |       |      |       | E     | E     |                              | E                            | E    | E                   | E                   |
| 00 | ADC WCLK Input for ASI3     |                     |       |      |       | E     | E     |                              | E                            | E    | E                   | E                   |
| PP | ADC BCLK Output for ASI3    |                     |       |      |       | E     | E     |                              |                              |      |                     |                     |
| QQ | ADC WCLK Output for ASI3    |                     |       |      |       | E     | E     |                              |                              |      |                     |                     |

(5) D: Default Function




#### TLV320AIC3262

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015

www.ti.com.cn

#### 10.3.4 Analog Audio I/O



For more detailed information see the TLV320AIC3262 Application Reference Guide, SLAU309.

#### Figure 20. Analog Routing Diagram

## 10.3.4.1 Analog Low Power Bypass

The TLV320AIC3262 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode. In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1L to the left lineout amplifier (LOL) and IN1R to LOR. Additionally, line-level signals can be routed directly from these analog inputs to the differential receiver amplifier, which outputs on RECP and RECM.

## 10.3.4.2 ADC Bypass Using Mixer Amplifiers

In addition to the low-power bypass mode, there is a bypass mode that uses the programmable gain amplifiers of the input stage in conjunction with a mixer amplifier. With this mode, microphone-level signals can be amplified and routed to the line, speaker, or headphone outputs, fully bypassing the ADC and DAC. To enable this mode, the mixer amplifiers are powered on via software command.



#### 10.3.4.3 Headphone Outputs

The stereo headphone drivers on pins HPL and HPR can drive loads with impedances down to 16  $\Omega$  in singleended DC-coupled headphone configurations. An integral charge pump generates the negative supply required to operate the headphone drivers in DC-coupled mode, where the common mode of the output signal is made equal to the ground of the headphone load using a ground-sense circuit. Operation of headphone drivers in DCcoupled (ground centered mode) eliminates the need for large DC-blocking capacitors.




Figure 21. TLV320AIC3262 Ground-Centered Headphone Output

Alternatively the headphone amplifier can also be operated in a unipolar circuit configuration using DC blocking capacitors.

#### 10.3.4.4 Using the Headphone Amplifier

The headphone drivers are capable of driving a mixed combination of DAC signal, left and right ADC PGA signal, and LOL and LOR output signals by configuring B0\_P1\_R27-R29. The ADC PGA signals can be attenuated up to 36 dB before routing to headphone drivers by configuring B0\_P1\_R18 and B0\_P1\_R19. The line-output signals can be attenuated up to 78 dB before routing to headphone drivers by configuring B0\_P1\_R28 and B0\_P1\_R29. The level of the DAC signal can be controlled using the digital volume control of the DAC by configuring B0\_P0\_R64-R66. To control the output-voltage swing of headphone drivers, the headphone driver volume control provides a range of -6.0 dB to +14.0 dB<sup>(1)</sup> in steps of 1 dB. These can be configured by programming B0\_P1\_R27, B0\_P1\_R31, and B0\_P1\_R32. In addition, finer volume controls are also available when routing LOL or LOR to the headphone drivers by controlling B0\_P1\_R27-R28. These level controls are not meant to be used as dynamic volume control, but more to set output levels during initial device configuration. Register B0\_P1\_R9\_D[6:5] allows the headphone output stage to be scaled to tradeoff power delivered versus quiescent power consumption. <sup>(1)</sup>

#### 10.3.4.5 Ground-Centered Headphone Amplifier Configuration

Among the other advantages of the ground-centered connection is inherent freedom from turnon transients that can cause audible pops, sometimes at uncomfortable volumes.

<sup>(1)</sup> If the device must be placed into 'mute' from the -6.0-dB setting, set the device at a gain of -5.0 dB first, then place the device into mute.

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015

# 10.3.4.6 Circuit Topology

The power supply hook up scheme for the ground centered configuration is shown in HVDD\_18 pin supplies the positive side of the headphone amplifier. CPVDD\_18 pin supplies the charge pump which in turn supplies the negative side of the headphone amplifier. Two capacitors are required for the charge pump circuit to work. These capacitors should be X7R rated.




Figure 22. Ground-Centered Headphone Connections

#### 10.3.4.7 Charge Pump Set-Up and Operation

The built-in charge pump draws charge from the CPVDD\_18 supply, and by switching the external capacitor between CPFCP and CPFCM, generates the negative voltage on VNEG pin. The charge-pump circuit uses the principles of switched-capacitor charge conservation to generate the VNEG supply in a very efficient fashion.

To turn on the charge pump circuit when headphone drivers are powered, program B0\_P1\_R35\_D[1:0] to 00. When the charge pump circuit is disabled, VNEG acts as a ground pin, allowing unipolar configuration of the headphone amps. By default, the charge pump is disabled. The switching rate of the charge pump can be controlled by B0\_P1\_R33. Because the charge pump can demand significant inrush currents from the supply, it is important to have a capacitor connected in close proximity to the CPVDD\_18 and CPVSS pins of the device. At 500-kHz clock rate this requires approximately a 10-µF capacitor. The ESR and ESL of the capacitor must be low to allow fast switching currents.

The ground-centered mode of operation is enabled by configuring  $B0_P1_R31_D7$  to 1. The HPL and HPR gain settings are ganged in Ground-Cetered Mode of operation ( $B0_P1_R32_D7 = 1$ ). The HPL and HPR gain settings cannot be ganged if using the Stereo Unipolar Configuration.

#### 10.3.4.8 Output Power Optimization

The device can be optimized for a specific output-power range. The charge pump and the headphone driver circuitry can be reduced in power so less overall power is consumed. The headphone driver power can be programmed in B0\_P1\_R9. The control of charge pump switching current is programmed in B0\_P1\_R34\_D[4:2].

#### 10.3.4.9 Offset Correction and Start-Up

The TLV320AIC3262 offers an offset-correction scheme that is based on calibration during power up. This scheme minimizes the differences in DC voltage between HPVSS\_SENSE and HPL/HPR outputs.

The offset calibration happens after the headphones are powered up in ground-centered configuration. All other headphone configurations like signal routings, gain settings, and mute removal must be configured before headphone power-up. Any change in these settings while the headphones are powered up may result in additional offsets and are best avoided.



www.ti.com.cn



The offset-calibration block has a few programmable parameters that the user must control. The user can either choose to calibrate the offset only for the selected input routing or all input configurations. The calibration data is stored in internal memory until the next hardware reset or until AVDDx power is removed.

Programming B0\_P1\_R34\_D[1:0] as 10 causes the offset to be calibrated for the selected input mode. Programming B0\_P1\_R34\_D[1:0] as 11 causes the offset to be calibrated for all possible configurations. All related blocks must be powered while doing offset correction.

Programming B0\_P1\_R34\_D[1:0] as 00 (default) disables the offset correction block. While the offset is being calibrated, no signal should be applied to the headphone amplifier, that is the DAC should be kept muted and analog bypass routing should be kept at the highest attenuation.

#### 10.3.4.10 Ground-Centered Headphone Setup

There are four practical device setups for ground-centered operation, shown in Table 3:

| AUDIO           |                           | HIG        | H PERFORMAN       | NCE         | LOW POWER CONSUMPTION        |                 |           |  |
|-----------------|---------------------------|------------|-------------------|-------------|------------------------------|-----------------|-----------|--|
| OUTPUT<br>POWER |                           | 16Ω        | 32Ω               | 600Ω        | 16Ω                          | 32Ω             | 600Ω      |  |
|                 | SNR                       | 94 dB      | 97 dB             | 98 dB       | 91 dB                        | 94 dB           | 95 dB     |  |
|                 | Output Power              | 25 mW      | 22 mW             | 1.4mW       | 24 mW                        | 23 mW           | 1.5mW     |  |
| High            | Idle Power<br>Consumption | 23 mW      | 21 mW             | 19mW        | 20 mW                        | 15 mW           | 12 mW     |  |
|                 |                           | High-Outpu | ut, High-Perform  | ance Setup  | High-Output, Low-Power Setup |                 |           |  |
|                 | SNR                       | 92.5 dB    | 93 dB             | 93.5 dB     | 80.5 dB                      | 85.5 dB         | 85.5 dB   |  |
|                 | Output Power              | 16 mW      | 8.5 mW            | 0.5 mW      | 0.9 mW                       | 1.5mW           | 0.1 mW    |  |
| Medium          | Idle Power<br>Consumption | 14 mW      | 12 mW             | 9.7 mW      | 8.0 mW                       | 6.6mW           | 5.1 mW    |  |
|                 |                           | Medium-Out | put, High-Perfori | mance Setup | Medium-                      | Output, Low-Pow | ver Setup |  |

#### Table 3. Ground-Centered Headphone Setup Performance Options

#### 10.3.4.10.1 High Audio Output Power, High Performance Setup

This setup describes the register programming necessary to configure the device for a combination of high audio output power and high performance. To achieve this combination the parameters must be programmed to the values in Table 4. For the full setup script, see Table 4.

| PARAMETER                      | VALUE           | PROGRAMMING                                      |
|--------------------------------|-----------------|--|
| СМ                             | 0.9             | B0_P1_R8_D2 = "0"                                |
| PTM                            | PTM_P3          | B0_P1_R3_D[4:2] = "000", B0_P1_R4_D[4:2] = "000" |
| Processing Block               | 1 to 6,22,23,24 | B0_P0_R60_D[4:0]                                 |
| DAC OSR                        | 128             | B0_P0_R13 = 0x00, B0_P0_R14 = 0x80               |
| HP sizing                      | 100             | B0_P1_R9_D[6:5] = "00"                           |
| Gain                           | 5dB             | B0_P1_R31 = 0x85, B0_P1_R32 = 0x85               |
| DVDD                           | 1.8             | Apply 1.26 to 1.95V                              |
| AVDDx_18, HVDD_18,<br>CPVDD_18 | 1.8             | Apply 1.8 to 1.95V                               |

#### Table 4. Setup A - High Audio Output Power, High Performance



#### 10.3.4.10.2 High Audio Output Power, Low Power Consumption Setup

This setup describes the register programming necessary to configure the device for a combination of high audio output power and low power consumption. To achieve this combination the parameters must be programmed to the values in Table 5. For the full setup script, see Table 5.

| PARAMETER                      | VALUE   | PROGRAMMING                                      |
|--------------------------------|---------|--|
| СМ                             | 0.75    | B0_P1_R8_D2 = "1"                                |
| PTM                            | PTM_P2  | B0_P1_R3_D[4:2] = "001", B0_P1_R4_D[4:2] = "001" |
| Processing Block               | 7 to 16 | B0_P0_R60_D[4:0]                                 |
| DAC OSR                        | 64      | B0_P0_R13 = 0x00, B0_P0_R14 = 0x40               |
| HP sizing                      | 100     | B0_P1_R9_D[6:5] = "00"                           |
| Gain                           | 12dB    | B0_P1_R31 = 0x8c, B0_P1_R32 = 0x8c               |
| DVDD                           | 1.26    | Apply 1.26 to 1.95V                              |
| AVDDx_18, HVDD_18,<br>CPVDD_18 | 1.8     | Apply 1.5 to 1.95V                               |

#### Table 5. Setup B - High Audio Output Power, Low Power Consumption

#### 10.3.4.10.3 Medium Audio Output Power, High Performance Setup

This setup describes the register programming necessary to configure the device for a combination of medium audio output power and high performance. To achieve this combination the parameters must be programmed to the values in Table 6. For the full setup script, see Table 6.

| PARAMETER                      | VALUE   | PROGRAMMING                                      |  |  |  |  |  |
|--------------------------------|---------|--|--|--|--|--|--|
| СМ                             | 0.75    | B0_P1_R8_D2 = "1"                                |  |  |  |  |  |
| PTM                            | PTM_P2  | B0_P1_R3_D[4:2] = "001", B0_P1_R4_D[4:2] = "001" |  |  |  |  |  |
| Processing Block               | 7 to 16 | B0_P0_R60_D[4:0]                                 |  |  |  |  |  |
| DAC OSR                        | 64      | B0_P0_R13 = 0x00, B0_P0_R14 = 0x40               |  |  |  |  |  |
| HP sizing                      | 100     | B0_P1_R9_D[6:5] = "00"                           |  |  |  |  |  |
| Gain                           | 7dB     | B0_P1_R31 = 0x87, B0_P1_R32 = 0x87               |  |  |  |  |  |
| DVDD                           | 1.26    | Apply 1.26 to 1.95V                              |  |  |  |  |  |
| AVDDx_18, HVDD_18,<br>CPVDD_18 | 1.5     | Apply 1.8 to 1.95V                               |  |  |  |  |  |

#### Table 6. Setup C - Medium Audio Output Power, High Performance

#### 10.3.4.10.4 Lowest Power Consumption, Medium Audio Output Power Setup

This setup describes the register programming necessary to configure the device for a combination of medium audio output power and lowest power consumption. To achieve this combination the parameters must be programmed to the values in Table 7. For the full setup script, see Table 7.

| Table 7. Setup D - Lowest | Power Consumption, Medium | Audio Output Power |
|---------------------------|---------------------------|--------------------|
|                           |                           |                    |

| PARAMETER                      | VALUE  | PROGRAMMING                                      |
|--------------------------------|--------|--|
| СМ                             | 0.75   | B0_P1_R8_D2 = "1"                                |
| PTM                            | PTM_P1 | B0_P1_R3_D[4:2] = "010", B0_P1_R4_D[4:2] = "010" |
| Processing Block               | 26     | B0_P0_R60_D[4:0] = "1 1010"                      |
| DAC OSR                        | 64     | B0_P0_R13 = 0x00, B0_P0_R14 = 0x40               |
| HP sizing                      | 25     | B0_P1_R9_D[6:5] = "11"                           |
| Gain                           | 10dB   | B0_P1_R31 = 0x8a , B0_P1_R32 = 0x8a              |
| DVdd                           | 1.26   | Apply 1.26 to 1.95V                              |
| AVDDx_18, HVDD_18,<br>CPVDD_18 | 1.5    | Apply 1.5 to 1.95V                               |



#### 10.3.4.11 Stereo Unipolar Configuration

#### 10.3.4.11.1 Circuit Topology

The power supply hook up scheme for the unipolar configuration is shown in Figure 23. HVDD\_18 terminal supplies the positive side of the headphone amplifier. The negative side is connected to ground potential (VNEG). It is recommended to connect the CPVDD\_18 terminal to DVdd, although the charge pump *must not* be enabled while the device is connected in unipolar configuration.




Figure 23. Unipolar Stereo Headphone Circuit

The left and right DAC channels are routed to the corresponding left and right headphone amplifier. This configuration is also used to drive line-level loads. To enable cap-coupled mode, B0\_P1\_R31\_D7 should be set to 0. Note that the recommended range for the HVDD\_18 supply in cap-coupled mode (1.65V-3.6V) is different than the recommended range for the default ground-centered configuration (1.5V-1.95V). In cap-coupled mode only, the Headphone output common mode can be controlled by changing B0\_P1\_R8\_D[4:3].

#### 10.3.4.11.2 Unipolar Turn-On Transient (Pop) Reduction

The TLV320AIC3262 headphone drivers also support pop-free operation in unipolar, ac-coupled configuration. Because the HPL and HPR are high-power drivers, pop can result due to sudden transient changes in the output drivers if care is not taken. The most critical care is required while using the drivers as stereo single-ended capacitively-coupled drivers as shown in Figure 23. The output drivers achieve pop-free power-up by using slow power-up modes. Conceptually, the circuit during power-up can be visualized as




Figure 24. Conceptual Circuit for Pop-Free Power-up

The value of R<sub>pop</sub> can be chosen by setting register B0\_P1\_R11\_D[1:0].

| tangle of thop tangles (=e |                        |
|----------------------------|------------------------|
| B0_P1_R11_D[1:0]           | R <sub>pop</sub> VALUE |
| 10                         | 2 kΩ                   |
| 01                         | 6 kΩ                   |
| 00                         | 25 kΩ                  |
|                            |                        |

Table 8. R<sub>pop</sub> Values (External C<sub>c</sub> = 47uF)

To minimize audible artifacts, two parameters can be adjusted to match application requirements. The voltage  $V_{\text{load}}$  across  $R_{\text{load}}$  at the beginning of slow charging should not be more than a few mV. At that time the voltage across  $R_{\text{load}}$  can be determined as:

$$V_{load} = \frac{R_{load}}{R_{load} + R_{pop}} \times V_{cm}$$

(1)

For a typical  $R_{load}$  of 32 $\Omega$ ,  $R_{pop}$  of 6 k $\Omega$  or 25 k $\Omega$  will deliver good results (see Table 8 for register settings).

According to the conceptual circuit in Figure 24, the voltage on PAD will exponentially settle to the output common-mode voltage based on the value of  $R_{pop}$  and  $C_c$ . Thus, the output drivers must be in slow power-up mode for time T, such that at the end of the slow power-on period, the voltage on  $V_{pad}$  is very close to the common-mode voltage. The TLV320AIC3262 allows the time T to be adjusted to allow for a wide range of  $R_{load}$  and  $C_c$  by programming B0\_P1\_R11\_D[5:2]. For the time adjustments, the value of  $C_c$  is assumed to be 47µF. N=5 is expected to yield good results.

| B0_P1_R11_D[5:2] | Slow Charging Time = N * RC_Time_Constant (for $R_{pop}$ and $C_c$ = 47µF) |
|------------------|--|
| 0000             | N=0  |
| 0001             | N=0.5  |
| 0010             | N=0.625  |
| 0011             | N=0.75   |
| 0100             | N=0.875  |
| 0101             | N=1.0  |
| 0110             | N=2.0  |
| 0111             | N=3.0  |
| 1000             | N=4.0  |
| 1001             | N=5.0 (Typical Value)  |
| 1010             | N=6.0  |
| 1011             | N=7.0  |
| 1100             | N=8.0  |
| 1101             | N=16 (Not valid for $R_{pop}=25k\Omega$ )                                  |
| 1110             | N=24 (Not valid for $R_{pop}=25k\Omega$ )                                  |
| 1111             | N=32 (Not valid for $R_{pop}=25k\Omega$ )                                  |

Table 9. N Values (External  $C_c = 47 \mu F$ )

Again, for example, for  $R_{load}$ =32 $\Omega$ ,  $C_c$ =47 $\mu$ F and common mode of 0.9V, the number of time constants required for pop-free operation is 5 or 6. A higher or lower  $C_c$  value will require higher or lower value for N.

During the slow-charging period, no signal is routed to the output driver. Therefore, choosing a larger than necessary value of N results in a delay from power-up to signal at output. At the same time, choosing N to be smaller than the optimal value results in poor pop performance at power-up.

The signals being routed to headphone drivers (for example DAC, MAL, MAR, and IN1) often have DC offsets due to less-than-ideal processing. As a result, when these signals are routed to output drivers, the offset voltage causes a pop. To improve the pop-performance in such situations, a feature is provided to soft-step the DC-offset. At the beginning of the signal routing, a high-value attenuation can be applied which can be progressively reduced in steps until the desired gain in the channel is reached. The time interval between each of these gain changes can be controlled by programming B0\_P1\_R11\_D[7:6]. This gain soft-stepping is applied only during the initial routing of the signal to the output driver and not during subsequent gain changes.

STRUMENTS

www.ti.com.cn



#### Table 10. Soft-Stepping Step Time

| B0_P1_R11_D[7:6] | SOFT-STEPPING STEP TIME DURING INITIAL SIGNAL ROUTING |
|------------------|---|
| 00               | 0 ms (soft-stepping disabled)                         |
| 01               | 50ms  |
| 10               | 100ms   |
| 11               | 200ms   |

It is recommended to use the following sequence for achieving optimal pop performance at power-up:

- 1. Choose the value of R<sub>pop</sub>, N (time constants) and soft-stepping step time for slow power-up.
- 2. Choose the configuration for output drivers, including common modes and output stage power connections
- 3. Select the signals to be routed to headphones.
- 4. Power-up the blocks driving signals into HPL and HPR, but keep it muted
- 5. Unmute HPL and HPR and set the desired gain setting.
- 6. Power-on the HPL and HPR drivers.
- 7. Unmute the block driving signals to HPL and HPR after the Driver PGA flags are set to indicate completion of soft-stepping after power-up. These flags can be read from B0\_P1\_R63\_D[7:6].

It is important to configure the Headphone Output driver depop control registers before powering up the headphone; these register contents should not be changed when the headphone drivers are powered up.

Before powering down the HPL and HPR drivers, it is recommended that user read back the flags in  $B0_P1_R63$ . For example, before powering down the HPL driver, ensure that bit  $B0_P1_R63_D7 = 1$  and bit  $B0_P1_R64_D7 = 1$  if LOL is routed to HPL and bit  $B0_P1_R65_D5 = 1$  if the Left Mixer is routed to HPL. The output driver should be powered down only after a steady-state power-up condition has been achieved. This steady state power-up condition also must be satisfied for changing the HPL/R driver mute control (setting both  $B0_P1_R31_D[5:0]$  and  $B0_P1_R32_D[5:0]$  to "11 1001"), that is, muting and unmuting should be done after the gain and volume controls associated with routing to HPL/R finished soft-stepping.

In the differential configuration of HPL and HPR, when no coupling capacitor is used, the slow charging method for pop-free performance need not be used. In the differential load configuration for HPL and HPR, it is recommended to not use the output driver MUTE feature, because a pop may result.

During the power-down state, the headphone outputs are weakly pulled to ground using an approximately  $50k\Omega$  resistor to ground, to maintain the output voltage on HPL and HPR terminals.

#### 10.3.4.12 Mono Differential DAC to Mono Differential Headphone Output




Figure 25. Low Power Mono DAC to Differential Headphone

This configuration, available in unipolar configuration of the HP amplifier supplies, supports the routing of the two differential outputs of the mono, left channel DAC to the headphone amplifiers in differential mode  $(B0_P1_R27_D5 = 1 \text{ and } B0_P1_R27_D2 = 1)$ .

#### TLV320AIC3262 ZHCSE78A – DECEMBER 2011 – REVISED SEPTEMBER 2015



#### 10.3.4.13 Stereo Line Outputs

The stereo line level drivers on LOL and LOR terminals can drive a wide range of line level resistive impedances in the range of  $600\Omega \ 10 \ k\Omega$ . The output common mode of line level drivers can be configured to equal the analog input common-mode setting, either 0.75V or 0.9V. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal, and signal mixing is register-programmable.

#### 10.3.4.14 Line Out Amplifier Configurations

Signal mixing can be configured by programming  $B0_P1_R22$  and  $B0_P1_R23$ . To route the output of Left DAC and Right DAC for stereo single-ended output, as shown in Figure 26, LDACM can be routed to LOL driver by setting  $B0_P1_R22_D7 = 1$ , and RDACM can be routed to LOR driver by setting  $B0_P1_R22_D7 = 1$ . Alternatively, stereo single-ended signals can also be routed through the mixer amplifiers by configuring  $B0_P1_R23_D[7:6]$ . For lowest-power operation, stereo single-ended signals can also be routed in direct pin bypass with possible gains of 0 dB, -6 dB, or -12 dB by configuring  $B0_P1_R23_D[4:3]$  and  $B0_P1_R23_D[1:0]$ . While each of these two bypass cases could be used in a stereo single-ended configuration, a mono differential input signal could also be used.

The output of the stereo line out drivers can also be routed to the stereo headphone drivers, with 0 dB to -72-dB gain controls in steps of 0.5 dB on each headphone channel. This enables the DAC output or bypass signals to be simultaneously played back to the stereo headphone drivers as well as stereo line-level drivers. This routing and volume control is achieved in B0\_P1\_R28 and B0\_P1\_R29.





Figure 26. Stereo Single-Ended Lineout

Additionally, the two line-level drivers can be configured to act as a mono differential line level driver by routing the output of LOL to LOR ( $B0_P1_R22_D2 = 1$ ). This differential signal takes either LDACM, MAL, or IN1L-B as a single-ended mono signal and creates a differential mono output signal on LOL and LOR.







For digital outputs from the DAC, the two line-level drivers can be fed the differential output signal from the Right DAC by configuring  $B0_P1_R22_D5 = '1'$ .




Figure 28. Mono DAC Output to Differential Line-out

#### 10.3.4.15 Differential Receiver Output

The differential receiver amplifier output spans the RECP and RECM pins and can drive a  $32-\Omega$  receiver driver. With output common-mode setting of 1.65V and RECVDD\_33 supply at 3.3V, the receiver driver can drive up to a 1-Vrms output signal. With the RECVDD\_33 supply at 3.3V, the receiver driver can deliver greater than 128mW into a  $32\Omega$  BTL load. If desired, the RECVDD\_33 supply can be set to 1.8V, at which the driver can deliver about 40mW into the  $32\Omega$  BTL load.

#### 10.3.4.16 Stereo Class-D Speaker Outputs

The integrated Class-D stereo speaker drivers (SPKLP/SPKLN and SPKRP/SPKRN) are capable of driving two  $8\Omega$  differential loads. The speaker drivers can be powered directly from the power supply (2.7V to 5.5V) on the SLVDD and SRVDD terminals, however the voltage (including spike voltage) must be limited below the Absolute Maximum Voltage of 6.0V.

The speaker drivers are capable of supplying 750 mW per channel at 10% THD+N with a 3.6-V power supply and 1.46 W per channel at 10% THD+N with a 5-V power supply. Separate left and right channels can be sent to each Class-D driver through the Lineout signal path, or from the mixer amplifiers in the ADC bypass. If only one speaker is being utilized for playback, the analog mixer before the Left Speaker amplifier can sum the left and right audio signals for monophonic playback.

## 10.3.5 ADC / Digital Microphone Interface

The TLV320AIC3262 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter and a programmable miniDSP. The ADC supports sampling rates from 8 kHz to 192 kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AIC3262 features a large set of options for signal conditioning as well as signal routing:

- 2 ADCs
- 8 analog inputs which can be mixed and/or multiplexed in single-ended and/or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels
- Fine gain adjust of digital channels with 0.1-dB step size
- Digital volume control with a range of -12 to +20 dB
- Mute function
- Automatic gain control (AGC)

In addition to the standard set of ADC features the TLV320AIC3262 also offers the following special functions:

- Built-in microphone biases
- Stereo digital microphone interface

TEXAS INSTRUMENTS

www.ti.com.cn

- Allows 2 total microphones
- Up to 2 digital microphones
- Up to 2 analog microphones
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive coefficient update mode

#### 10.3.5.1 ADC Processing Blocks – Overview

The TLV320AIC3262 ADC channel includes a built-in digital decimation filter to process the oversampled data from the sigma-delta modulator to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay, and sampling rate.

#### 10.3.5.1.1 ADC Processing Blocks

The TLV320AIC3262 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Decreasing the use of signal-processing capabilities reduces the power consumed by the device. Table 11 gives an overview of the available processing blocks of the ADC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available is:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter
- AGC

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low-group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user programmable coefficients.



TLV320AIC3262

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015

| Processing<br>Blocks  | Channel | Decimation<br>Filter | 1st Order<br>IIR Available | Number<br>BiQuads | FIR    | Required AOSR<br>Value | Resource<br>Class |  |  |  |  |
|-----------------------|---------|----------------------|----------------------------|-------------------|--------|------------------------|-------------------|--|--|--|--|
| PRB_R1 <sup>(1)</sup> | Stereo  | А                    | Yes                        | 0                 | No     | 128,64,32,16,8,4       | 7                 |  |  |  |  |
| PRB_R2                | Stereo  | А                    | Yes                        | 5                 | No     | 128,64,32,16,8,4       | 8                 |  |  |  |  |
| PRB_R3                | Stereo  | А                    | Yes                        | 0                 | 25-Tap | 128,64,32,16,8,4       | 8                 |  |  |  |  |
| PRB_R4                | Left    | А                    | Yes                        | 0                 | No     | 128,64,32,16,8,4       | 4                 |  |  |  |  |
| PRB_R5                | Left    | А                    | Yes                        | 5                 | No     | 128,64,32,16,8,4       | 4                 |  |  |  |  |
| PRB_R6                | Left    | А                    | Yes                        | 0                 | 25-Tap | 128,64,32,16,8,4       | 4                 |  |  |  |  |
| PRB_R7                | Stereo  | В                    | Yes                        | 0                 | No     | 64,32,16,8,4,2         | 3                 |  |  |  |  |
| PRB_R8                | Stereo  | В                    | Yes                        | 3                 | No     | 64,32,16,8,4,2         | 4                 |  |  |  |  |
| PRB_R9                | Stereo  | В                    | Yes                        | 0                 | 17-Tap | 64,32,16,8,4,2         | 4                 |  |  |  |  |
| PRB_R10               | Left    | В                    | Yes                        | 0                 | No     | 64,32,16,8,4,2         | 2                 |  |  |  |  |
| PRB_R11               | Left    | В                    | Yes                        | 3                 | No     | 64,32,16,8,4,2         | 2                 |  |  |  |  |
| PRB_R12               | Left    | В                    | Yes                        | 0                 | 17-Tap | 64,32,16,8,4,2         | 2                 |  |  |  |  |
| PRB_R13               | Stereo  | С                    | Yes                        | 0                 | No     | 32,16,8,4,2,1          | 3                 |  |  |  |  |
| PRB_R14               | Stereo  | С                    | Yes                        | 5                 | No     | 32,16,8,4,2,1          | 4                 |  |  |  |  |
| PRB_R15               | Stereo  | С                    | Yes                        | 0                 | 25-Tap | 32,16,8,4,2,1          | 4                 |  |  |  |  |
| PRB_R16               | Left    | С                    | Yes                        | 0                 | No     | 32,16,8,4,2,1          | 2                 |  |  |  |  |
| PRB_R17               | Left    | С                    | Yes                        | 5                 | No     | 32,16,8,4,2,1          | 2                 |  |  |  |  |
| PRB_R18               | Left    | С                    | Yes                        | 0                 | 25-Tap | 32,16,8,4,2,1          | 2                 |  |  |  |  |

#### Table 11. ADC Processing Blocks

(1) Default

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015



#### 10.3.6 DAC

The TLV320AIC3262 includes a stereo audio DAC supporting data rates from 8 kHz to 192 kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a programmable miniDSP, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AIC3262 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TLV320AIC3262 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AIC3262 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
  - Usable in single-ended stereo or differential mono mode
  - Analog volume setting with a range of -6 to +14 dB
- 2 line-out amplifiers
  - Usable in single-ended stereo or differential mono mode
- 2 Class-D speaker amplifiers
  - Usable in stereo differential mode
  - Analog volume control with a settings of +6, +12, +18, +24, and +30 dB
- 1 Receiver amplifier
  - Usable in mono differential mode
  - Analog volume setting with a range of -6 to +29 dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)

In addition to the standard set of DAC features the TLV320AIC3262 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- Adaptive coefficient update mode
- Asynchronous Sample Rate Conversion

#### 10.3.6.1 DAC Processing Blocks — Overview

#### 10.3.6.1.1 DAC Processing Blocks

The TLV320AIC3262 implements signal processing capabilities and interpolation filtering through processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. Table 12 gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- 3D Effect
- Beep Generator



The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients.

| Processing<br>Block No. | Interpolation<br>Filter | Channel | 1st Order<br>IIR Available | Num. of<br>Biquads | DRC | 3D  | Beep<br>Generator | RC Class |
|-------------------------|-------------------------|---------|----------------------------|--------------------|-----|-----|-------------------|----------|
| PRB_P1 <sup>(1)</sup>   | A                       | Stereo  | No                         | 3                  | No  | No  | No                | 8        |
| PRB_P2                  | А                       | Stereo  | Yes                        | 6                  | Yes | No  | No                | 12       |
| PRB_P3                  | А                       | Stereo  | Yes                        | 6                  | No  | No  | No                | 10       |
| PRB_P4                  | А                       | Left    | No                         | 3                  | No  | No  | No                | 4        |
| PRB_P5                  | А                       | Left    | Yes                        | 6                  | Yes | No  | No                | 6        |
| PRB_P6                  | А                       | Left    | Yes                        | 6                  | No  | No  | No                | 5        |
| PRB_P7                  | В                       | Stereo  | Yes                        | 0                  | No  | No  | No                | 5        |
| PRB_P8                  | В                       | Stereo  | No                         | 4                  | Yes | No  | No                | 9        |
| PRB_P9                  | В                       | Stereo  | No                         | 4                  | No  | No  | No                | 7        |
| PRB_P10                 | В                       | Stereo  | Yes                        | 6                  | Yes | No  | No                | 9        |
| PRB_P11                 | В                       | Stereo  | Yes                        | 6                  | No  | No  | No                | 7        |
| PRB_P12                 | В                       | Left    | Yes                        | 0                  | No  | No  | No                | 3        |
| PRB_P13                 | В                       | Left    | No                         | 4                  | Yes | No  | No                | 4        |
| PRB_P14                 | В                       | Left    | No                         | 4                  | No  | No  | No                | 4        |
| PRB_P15                 | В                       | Left    | Yes                        | 6                  | Yes | No  | No                | 5        |
| PRB_P16                 | В                       | Left    | Yes                        | 6                  | No  | No  | No                | 4        |
| PRB_P17                 | С                       | Stereo  | Yes                        | 0                  | No  | No  | No                | 3        |
| PRB_P18                 | С                       | Stereo  | Yes                        | 4                  | Yes | No  | No                | 6        |
| PRB_P19                 | С                       | Stereo  | Yes                        | 4                  | No  | No  | No                | 4        |
| PRB_P20                 | С                       | Left    | Yes                        | 0                  | No  | No  | No                | 2        |
| PRB_P21                 | С                       | Left    | Yes                        | 4                  | Yes | No  | No                | 3        |
| PRB_P22                 | С                       | Left    | Yes                        | 4                  | No  | No  | No                | 2        |
| PRB_P23                 | Α                       | Stereo  | No                         | 2                  | No  | Yes | No                | 8        |
| PRB_P24                 | A                       | Stereo  | Yes                        | 5                  | Yes | Yes | No                | 12       |
| PRB_P25                 | A                       | Stereo  | Yes                        | 5                  | Yes | Yes | Yes               | 13       |
| PRB_P26                 | D                       | Stereo  | No                         | 0                  | No  | No  | No                | 1        |

## Table 12. Overview – DAC Predefined Processing Blocks

(1) Default

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 10.3.7 Powertune

The TLV320AIC3262 features PowerTune, a mechanism to balance power-versus-performance trade-offs at the time of device configuration. The device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application. The TLV320AIC3262 PowerTune modes are called PTM\_R1 to PTM\_R4 for the recording (ADC) path and PTM\_P1 to PTM\_P4 for the playback (DAC) path.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### TLV320AIC3262 ZHCSE78A – DECEMBER 2011 – REVISED SEPTEMBER 2015



www.ti.com.cn

#### 10.3.8 Clock Generation and PLL

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3262.

The ADC\_CLKIN and DAC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the miniDSP sections.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.



#### 10.3.9 Interfaces

#### 10.3.9.1 Control Interfaces

The TLV320AIC3262 control interface supports SPI or I<sup>2</sup>C communication protocols. For SPI, the SPI\_SELECT pin must be tied high; for I<sup>2</sup>C, SPI\_SELECT should be tied low. It is not recommended to change the state of SPI SELECT during device operation.

#### 10.3.9.1.1 I<sup>2</sup>C Control

The TLV320AIC3262 supports the I<sup>2</sup>C control protocol, and will respond by default (GPI3 and GPI4 grounded) to the 7-bit I<sup>2</sup>C address of 0011000. With the two I<sup>2</sup>C address terminals, GPI3 and GPI4, the device can be configured to respond to one of four 7-bit I<sup>2</sup>C addresses, 0011000, 0011001, 0011010, or 0011011. The full 8-bit I<sup>2</sup>C address can be calculated as:

8-Bit I<sup>2</sup>C Address = "00110" + GPI4 + GPI3 + R/W

Example: to write to the TLV320AIC3262 with GPI4 = 1 and GPI3 = 0 the 8-Bit I<sup>2</sup>C Address is "00110" + GPI4 + GPI3 + R/W = "00110100" = 0x34

I<sup>2</sup>C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

#### 10.3.9.1.2 SPI Control

In the SPI control mode, the TLV320AIC3262 uses the pins SCL as  $\overline{SS}$ , GPI1 as SCLK, GPO1 as MISO, SDA as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0) and clock phase setting of 1 (typical microprocessor SPI control bit CPHA = 1). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AIC3262) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 10.3.9.2 Digital Audio Interfaces

The TLV320AIC3262 features three digital audio data serial interfaces, or audio buses. These three interfaces can be run simultaneously, thereby enabling reception and transmission of digital audio from/to three separate devices. A common example of this scenario would be individual connections to an application processor, a communication baseband processor, and a Bluetooth chipset. By utilizing the TLV320AIC3262 as the center of the audio processing in a portable audio system, mixing of voice and music audio is greatly simplified. In addition, the miniDSP can be utilized to greatly enhance the portable device experience by providing advanced audio processing to both communication and media audio streams simultaneously. In addition to the three simultaneous digital audio interfaces, a fourth set of digital audio terminals can be muxed into Audio Serial Interface 1. In other words, four separate 4-wire digital audio buses can be connected to the TLV320AIC3262, with up to three of these 4-wire buses receiving and sending digital audio data.

**NSTRUMENTS** 

FXAS




Figure 29. Typical Multiple Connections to Three Audio Serial Interfaces

Each audio bus on the TLV320AIC3262 is very flexible, including left or right-justified data options, support for I<sup>2</sup>S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

Each of the three audio buses of the TLV320AIC3262 can be configured for left or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits. In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate word clocks.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider. The number of bit-clock pulses in a frame may need adjustment to accommodate various word-lengths as well as to support the case when multiple TLV320AIC3262s may share the same audio bus. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate bit clocks.

The TLV320AIC3262 also includes a feature to offset the position of start of data transfer with respect to the word-clock. This offset can be controlled in terms of number of bit-clocks.

The TLV320AIC3262 also has the feature of inverting the polarity of the bit-clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen.

The TLV320AIC3262 further includes programmability to 3-state the DOUT line during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a 3-state output condition.

By default, when the word-clocks and bit-clocks are generated by the TLV320AIC3262, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec in the device is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.



#### 10.3.9.3 miniDSP

#### 10.3.9.3.1 miniDSP

The TLV320AIC3262 features two fully programmable miniDSP cores. The first miniDSP core is tightly coupled to the ADC, the second miniDSP core is tightly coupled to the DAC. The algorithms for the miniDSP must be loaded into the device after power up. The miniDSPs have direct access to the digital stereo audio stream on the ADC and on the DAC side, offering the possibility for advanced, very-low group delay DSP algorithms. Each miniDSP can run up to 1229 instructions on every audio sample at a 48kHz sample rate. The two cores can run fully synchronized and can exchange data. The TLV320AIC3262 features the ability to process a multitude of algorithms simultaneously. For example, the miniDSPs enable noise suppression, sidetone, equalization filtering, dynamic range compression, conversation recording, user-interface sound mixing, and other voice enhancement processing at voice-band sampling rates (such as 8kHz) and high-definition voice sampling rates (such as 16kHz). The miniDSPs in TLV320AIC3262 also enable advanced DSPsound enhancement algorithms for an enhanced media experience on an audio device.

#### 10.3.9.3.2 Software

Software development for the TLV320AIC3262 is supported through TI's comprehensive PurePath Studio Development Environment. A powerful, easy-to-use tool designed specifically to simplify software development on the TLV320AIC3xxx miniDSP audio platform. The Graphical Development Environment consists of a library of common audio functions that can be dragged-and-dropped into an audio signal flow and graphically connected together. The DSP code can then be assembled from the graphical signal flow with the click of a mouse.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 10.3.9.4 Asynchronous Sample Rate Conversion (ASRC)

For playing back audio or speech signals at various sampling rates, AIC3262 provides an efficient asynchronous sampling rate conversion with the combination of a dedicated ASRC coefficient calculator and the DAC miniDSP engine. The coefficient calculator estimates the audio and speech data input rate versus the DAC playback rate and feeds the calculated coefficients to the miniDSP, with which it converts the audio/speech data to the DAC playback rate related information. The input sampling rates as well as the DAC playback rate are not limited to the typical audio/speech sampling rates. A reliable and efficient handshaking is involved between the miniDSP software and the coefficient calculator. For detailed information, please refer to the AIC3262 software programming manual.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 10.3.10 Device Special Functions

The following special functions are available to support advanced system requirements:

- SAR ADC
- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 10.3.11 Device Power Consumption

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3262 Applications Reference Guide*, SLAU309.

## 10.3.12 Powertune

The TL320AIC3262 features PowerTune, a mechanism to balance power-versus-performance trade-offs at the time of device configuration. The device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com.cn

#### 10.3.13 Clock Generation and PLL

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3262.

The ADC\_CLKIN and DAC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the selectable processing block sections.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 10.3.14 Interfaces

#### 10.3.14.1 Control Interfaces

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3262.

The ADC\_CLKIN and DAC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the selectable processing block sections.

#### 10.3.14.2 I2C Control

The TLV320AIC3262 supports the I2C control protocol, and will respond by default (GPI3 and GPI4 grounded) to the 7-bit I2C address of 0011000. With the two I2C address pin, GPI3 and GPI4, the device can be configured to respond to one of four 7-bit I2C addresses, 0011000, 0011001, 0011010, or 0011011. The full 8-bit I2C address can be calculated as:

8-Bit I2C Address = "00110" + GPI4 + GPI3 + R/W

(2)

Example: to write to the TLV320AIC3262 with GPI4 = 1 and GPI3 = 0 the 8-Bit I2C Address is "00110" + GPI4 + GPI3 + R/W = "00110100" = 0x34.

I2C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I2C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH.

Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

#### 10.3.14.3 SPI Control


In the SPI control mode, the TLV320AIC3262 uses the pins SCL as SS, GPI1 as SCLK, GPO1 as MISO, SDA as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0) and clock phase setting of 1 (typical microprocessor SPI control bit CPHA = 1). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AIC3262) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.


The TLV320AIC3262 interface is designed so that with a clock-phase bit setting of 1 (typical microprocessor SPI control bit CPHA = 1), the master begins driving its MOSI pin and the slave begins driving its MISO pin on the first serial clock edge. The SSZ pin can remain low between transmissions; however, the TLV320AIC3262 only interprets the first 8 bits transmitted after the falling edge of SSZ as a command byte, and the next 8 bits as a data byte only if writing to a register. Reserved register bits should be written to their default values. The



TLV320AIC3262 is entirely controlled by registers. Reading and writing these registers is accomplished by an 8bit command sent to the MOSI pin of the part prior to the data for that register. The command is structured as shown in Table 13. The first 7 bits specify the address of the register which is being written or read, from 0 to 127 (decimal). The command word ends with an R/W bit, which specifies the direction of data flow on the serial bus. In the case of a register write, the R/W bit should be set to 0. A second byte of data is sent to the MOSI pin and contains the data to be written to the register. Reading of registers is accomplished in a similar fashion. The 8-bit command word sends the 7-bit register address, followed by the R/W bit = 1 to signify a register read is occurring. The 8- bit register data is then clocked out of the part on the MISO pin during the second 8 SCLK clocks in the frame.

For more details see the TLV320AIC3262 Applications Reference Guide, SLAU309.







## 10.3.14.4 Digital Audio Interfaces

The TLV320AIC3262 features three digital audio data serial interfaces, or audio buses. Any of these digital audio interfaces can be selected for playback and recording through the stereo DACs and stereo ADCs respectively. This enables this audio codec to handle digital audio from different devices on a mobile platform. A common example of this would be individual connections to an application processor, a communication baseband processor, or a Bluetooth chipset. By utilizing the TLV320AIC3262 as the center of the audio processing in a



portable audio system, hardware design of the audio system is greatly simplified. In addition to these three individual digital audio interfaces, a fourth set of digital audio pins can be muxed into Audio Serial Interface 1. In other words, four separate 4-wire digital audio buses can be connected to the TLV320AIC3262. However, it should be noted that only one of the three audio serial interfaces can be routed to/from the DACs/ADCs at a time.

Each audio bus on the TLV320AIC3262 is very flexible, including left or right-justified data options, support for I2S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly. Each of the three audio buses of the TLV320AIC3262 can be configured for left or rightjustified, I2S, DSP, or TDM modes of operation, where communication with PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits. In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies. When configuring an audio interface for sixwire mode, the ADC and DAC paths can operate based on separate word clocks. The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider. The number of bit-clock pulses in a frame may need adjustment to accommodate various word-lengths as well as to support the case when multiple TLV320AIC3262s may share the same audio bus. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate bit clocks. The TLV320AIC3262 also includes a feature to offset the position of start of data transfer with respect to the word-clock. This offset can be controlled in terms of number of bit-clocks. The TLV320AIC3262 also has the feature of inverting the polarity of the bit-clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. The TLV320AIC3262 further includes programmability to 3state the DOUT line during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a 3state output condition.

By default, when the word-clocks and bit-clocks are generated by the TLV320AIC3262, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when wordclock or bit-clocks are used in the system as general-purpose clocks.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.






Figure 32. Typical Multiple Connections to Three Audio Serial Interfaces

#### 10.3.15 miniDSP

The TLV320AIC3262 features two fully programmable miniDSP cores. The first miniDSP core is tightly coupled to the ADC, the second miniDSP core is tightly coupled to the DAC. The algorithms for the miniDSP must be loaded into the device after power up. The miniDSPs have direct access to the digital stereo audio stream on the ADC and on the DAC side, offering the possibility for advanced, very-low group delay DSP algorithms. Each miniDSP can run up to 1145 instructions on every audio sample at a 48kHz sample rate. The two cores can run fully synchronized and can exchange data. The TLV320AIC3262 features the ability to process a multitude of algorithms simultaneously. For example, the miniDSPs enable simultaneous noise suppression, sidetone, equalization filtering, dynamic range compression, conversation recording, user-interface sound mixing, and other voice enhancement processing at voice-band sampling rates (for example 8kHz) and high-definition voice sampling rates (for example 16kHz). The TLV320AIC3262 miniDSPs also enable advanced DSP sound enhancement algorithms for an enhanced media experience on a portable audio device.

## 10.3.16 Device Special Functions

The following special functions are available to support advanced system requirements:

- SAR ADC
- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

## **10.4 Device Functional Modes**

#### 10.4.1 Recording Mode

The recording mode is activated once the ADC side is enabled. The record path operates from 8kHz mono to 192 kHz stereo recording, and contains programmable input channel configurations supporting single-ended and differential set-ups, as well as floating or mixing input signals. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling. The record path can also be configured as a stereo digital microphone PDM interface typically used at 64Fs or 128Fs. The TLV320AIC3262 includes Automatic Gain Control (AGC) for ADC recording.



## **Device Functional Modes (continued)**

#### 10.4.2 Playback Mode

Once the DAC side is enabled, the playback mode is activated. The playback path offers signal processing blocks for filtering and effects; headphone, line, receiver, and Class-D speaker outputs; flexible mixing of DAC; and analog input signals as well as programmable volume controls. The playback path contains two high-power headphone output drivers which eliminate the need for ac coupling capacitors. These headphone output drivers can be configured in multiple ways, including stereo and mono BTL. In addition, playback audio can be routed to integrated stereo Class-D speaker drivers or a differential receiver amplifier.

#### 10.4.3 Analog Low Power Bypass Modes

The TLV320AIC3262 is a versatile device designed for ultra low-power applications. In some cases, only a few features of the device are required. For these applications, the unused stages of the device must be powered down to save power and an alternate route should be used. This is called analog low power bypass path. The bypass path modes let the device to save power by turning off unused stages, like ADC, DAC and PGA.

The TLV320AIC3262 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed form an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode. In analog low-power bypass mode, line level signals can be routed directly form the analog inputs IN1L to the left lineout amplifier (LOL) and IN1R to LOR. Additionally, line-level signals can be routed directly from these analog inputs to the differential receiver amplifier, which outputs on RECP and RECM.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1L to the positive input on differential receiver amplifier (RECP) and IN1R to RECM, with gain control of -78dB to 0dB. This is configured on B0\_P1\_R38\_D[6:0] for the channel and B0\_P1\_R38\_D[6:0] for the left channel and B0\_P1\_R39\_D[6:0] for the right channel.

To use the mixer amplifiers, power them on through B0\_P1\_R17\_D[3:2].

## 10.5 Register Maps

|          | DECIMAL  |         |          | HEX      |           |   |  |
|----------|----------|---------|----------|----------|-----------|---|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO. | REG NO.   | DESCRIPTION   |  |
| 0        | 0        | 0       | 0x00     | 0x00     | 0x00      | Page Select Register                                  |  |
| 0        | 0        | 1       | 0x00     | 0x00     | 0x01      | Software Reset Register                               |  |
| 0        | 0        | 2-3     | 0x00     | 0x00     | 0x02-0x03 | Reserved Registers                                    |  |
| 0        | 0        | 4       | 0x00     | 0x00     | 0x04      | Clock Control Register 1, Clock<br>Input Multiplexers |  |
| 0        | 0        | 5       | 0x00     | 0x00     | 0x05      | Clock Control Register 2, PLL<br>Input Multiplexer    |  |
| 0        | 0        | 6       | 0x00     | 0x00     | 0x06      | Clock Control Register 3, PLL P<br>and R Values       |  |
| 0        | 0        | 7       | 0x00     | 0x00     | 0x07      | Clock Control Register 4, PLL J<br>Value              |  |
| 0        | 0        | 8       | 0x00     | 0x00     | 0x08      | Clock Control Register 5, PLL D<br>Values (MSB)       |  |
| 0        | 0        | 9       | 0x00     | 0x00     | 0x09      | Clock Control Register 6, PLL D<br>Values (LSB)       |  |
| 0        | 0        | 10      | 0x00     | 0x00     | 0x0A      | Clock Control Register 7,<br>PLL_CLKIN Divider        |  |
| 0        | 0        | 11      | 0x00     | 0x00     | 0x0B      | Clock Control Register 8, NDAC<br>Divider Values      |  |
| 0        | 0        | 12      | 0x00     | 0x00     | 0x0C      | Clock Control Register 9, MDAC<br>Divider Values      |  |
| 0        | 0        | 13      | 0x00     | 0x00     | 0x0D      | DAC OSR Control Register 1,<br>MSB Value              |  |

## Table 13. Summary of Register Maps



# **Register Maps (continued)**

|          | DECIMAL  |         |          | HEX      | DECODIDITION |  |  |
|----------|----------|---------|----------|----------|--------------|--|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO. | REG NO.      | DESCRIPTION  |  |
| 0        | 0        | 14      | 0x00     | 0x00     | 0x0E         | DAC OSR Control Register 2,<br>LSB Value             |  |
| 0        | 0        | 15-17   | 0x00     | 0x00     | 0x0F-0x11    | Reserved Registers                                   |  |
| 0        | 0        | 18      | 0x00     | 0x00     | 0x12         | Clock Control Register 10,<br>NADC Values            |  |
| 0        | 0        | 19      | 0x00     | 0x00     | 0x13         | Clock Control Register 11,<br>MADC Values            |  |
| 0        | 0        | 20      | 0x00     | 0x00     | 0x14         | ADC Oversampling (AOSR)<br>Register                  |  |
| 0        | 0        | 21      | 0x00     | 0x00     | 0x15         | CLKOUT MUX   |  |
| 0        | 0        | 22      | 0x00     | 0x00     | 0x16         | Clock Control Register 12,<br>CLKOUT M Divider Value |  |
| 0        | 0        | 23      | 0x00     | 0x00     | 0x17         | Timer clock  |  |
| 0        | 0        | 24      | 0x00     | 0x00     | 0x18         | Low Frequency Clock<br>Generation Control            |  |
| 0        | 0        | 25      | 0x00     | 0x00     | 0x19         | High Frequency Clock<br>Generation Control 1         |  |
| 0        | 0        | 26      | 0x00     | 0x00     | 0x1A         | High Frequency Clock<br>Generation Control 2         |  |
| 0        | 0        | 27      | 0x00     | 0x00     | 0x1B         | High Frequency Clock<br>Generation Control 3         |  |
| 0        | 0        | 28      | 0x00     | 0x00     | 0x1C         | High Frequency Clock<br>Generation Control 4         |  |
| 0        | 0        | 29      | 0x00     | 0x00     | 0x1D         | High Frequency Clock Trim<br>Control 1               |  |
| 0        | 0        | 30      | 0x00     | 0x00     | 0x1E         | High Frequency Clock Trim<br>Control 2               |  |
| 0        | 0        | 31      | 0x00     | 0x00     | 0x1F         | High Frequency Clock Trim<br>Control 3               |  |
| 0        | 0        | 32      | 0x00     | 0x00     | 0x20         | High Frequency Clock Trim<br>Control 4               |  |
| 0        | 0        | 33-35   | 0x00     | 0x00     | 0x21-0x23    | Reserved Registers                                   |  |
| 0        | 0        | 36      | 0x00     | 0x00     | 0x24         | ADC Flag Register                                    |  |
| 0        | 0        | 37      | 0x00     | 0x00     | 0x25         | DAC Flag Register                                    |  |
| 0        | 0        | 38      | 0x00     | 0x00     | 0x26         | DAC Flag Register                                    |  |
| 0        | 0        | 39-41   | 0x00     | 0x00     | 0x27-0x29    | Reserved Registers                                   |  |
| 0        | 0        | 42      | 0x00     | 0x00     | 0x2A         | Sticky Flag Register 1                               |  |
| 0        | 0        | 43      | 0x00     | 0x00     | 0x2B         | Interrupt Flag Register 1                            |  |
| 0        | 0        | 44      | 0x00     | 0x00     | 0x2C         | Sticky Flag Register 2                               |  |
| 0        | 0        | 45      | 0x00     | 0x00     | 0x2D         | Sticky Flag Register 3                               |  |
| 0        | 0        | 46      | 0x00     | 0x00     | 0x2E         | Interrupt Flag Register 2                            |  |
| 0        | 0        | 47      | 0x00     | 0x00     | 0x2F         | Interrupt Flag Register 3                            |  |
| 0        | 0        | 48      | 0x00     | 0x00     | 0x30         | INT1 Interrupt Control                               |  |
| 0        | 0        | 49      | 0x00     | 0x00     | 0x31         | INT2 Interrupt Control                               |  |
| 0        | 0        | 50      | 0x00     | 0x00     | 0x32         | Reserved Register                                    |  |
| 0        | 0        | 51      | 0x00     | 0x00     | 0x33         | Interrupt Format Control<br>Register                 |  |
| 0        | 0        | 52-59   | 0x00     | 0x00     | 0x34-0x3B    | Reserved Registers                                   |  |
| 0        | 0        | 60      | 0x00     | 0x00     | 0x3C         | DAC Processing Block and<br>miniDSP Power Control    |  |

## Table 13. Summary of Register Maps (continued)

TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015 TEXAS INSTRUMENTS

www.ti.com.cn

# **Register Maps (continued)**

|          | DECIMAL  |         |          | HEX      |         |   |  |
|----------|----------|---------|----------|----------|---------|---|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO. | REG NO. | DESCRIPTION                                     |  |
| 0        | 0        | 61      | 0x00     | 0x00     | 0x3D    | ADC Processing Block Control                    |  |
| 0        | 0        | 62      | 0x00     | 0x00     | 0x3E    | Reserved Register                               |  |
| 0        | 0        | 63      | 0x00     | 0x00     | 0x3F    | Primary DAC Power and Soft-<br>Stepping Control |  |
| 0        | 0        | 64      | 0x00     | 0x00     | 0x40    | Primary DAC Master Volume<br>Configuration      |  |
| 0        | 0        | 65      | 0x00     | 0x00     | 0x41    | Primary DAC Left Volume<br>Control Setting      |  |
| 0        | 0        | 66      | 0x00     | 0x00     | 0x42    | Primary DAC Right Volume<br>Control Setting     |  |
| 0        | 0        | 67      | 0x00     | 0x00     | 0x43    | Headset Detection                               |  |
| 0        | 0        | 68      | 0x00     | 0x00     | 0x44    | DRC Control Register 1                          |  |
| 0        | 0        | 69      | 0x00     | 0x00     | 0x45    | DRC Control Register 2                          |  |
| 0        | 0        | 70      | 0x00     | 0x00     | 0x46    | DRC Control Register 3                          |  |
| 0        | 0        | 71      | 0x00     | 0x00     | 0x47    | Beep Generator Register 1                       |  |
| 0        | 0        | 72      | 0x00     | 0x00     | 0x48    | Beep Generator Register 2                       |  |
| 0        | 0        | 73      | 0x00     | 0x00     | 0x49    | Beep Generator Register 3                       |  |
| 0        | 0        | 74      | 0x00     | 0x00     | 0x4A    | Beep Generator Register 4                       |  |
| 0        | 0        | 75      | 0x00     | 0x00     | 0x4B    | Beep Generator Register 5                       |  |
| 0        | 0        | 76      | 0x00     | 0x00     | 0x4C    | Beep Sin(x) MSB                                 |  |
| 0        | 0        | 77      | 0x00     | 0x00     | 0x4D    | Beep Sin(x) LSB                                 |  |
| 0        | 0        | 78      | 0x00     | 0x00     | 0x4E    | Beep Cos(x) MSB                                 |  |
| 0        | 0        | 79      | 0x00     | 0x00     | 0x4F    | Beep Cos(x) LSB                                 |  |
| 0        | 0        | 80      | 0x00     | 0x00     | 0x50    | Reserved Register                               |  |
| 0        | 0        | 81      | 0x00     | 0x00     | 0x51    | ADC Channel Power Control                       |  |
| 0        | 0        | 82      | 0x00     | 0x00     | 0x52    | ADC Fine Gain Volume Control                    |  |
| 0        | 0        | 83      | 0x00     | 0x00     | 0x53    | Left ADC Volume Control                         |  |
| 0        | 0        | 84      | 0x00     | 0x00     | 0x54    | Right ADC Volume Control                        |  |
| 0        | 0        | 85      | 0x00     | 0x00     | 0x55    | ADC Phase Control                               |  |
| 0        |          | 86      |          |          |         | Left AGC Control 1                              |  |
|          | 0        |         | 0x00     | 0x00     | 0x56    |   |  |
| 0        | 0        | 87      | 0x00     | 0x00     | 0x57    | Left AGC Control 2                              |  |
| 0        | 0        | 88      | 0x00     | 0x00     | 0x58    | Left AGC Control 3                              |  |
| 0        | 0        | 89      | 0x00     | 0x00     | 0x59    | Left AGC Attack Time                            |  |
| 0        | 0        | 90      | 0x00     | 0x00     | 0x5A    | Left AGC Decay Time                             |  |
| 0        | 0        | 91      | 0x00     | 0x00     | 0x5B    | Left AGC Noise Debounce                         |  |
| 0        | 0        | 92      | 0x00     | 0x00     | 0x5C    | Left AGC Signal Debounce                        |  |
| 0        | 0        | 93      | 0x00     | 0x00     | 0x5D    | Left AGC Gain                                   |  |
| 0        | 0        | 94      | 0x00     | 0x00     | 0x5E    | Right AGC Control 1                             |  |
| 0        | 0        | 95      | 0x00     | 0x00     | 0x5F    | Right AGC Control 2                             |  |
| 0        | 0        | 96      | 0x00     | 0x00     | 0x60    | Right AGC Control 3                             |  |
| 0        | 0        | 97      | 0x00     | 0x00     | 0x61    | Right AGC Attack Time                           |  |
| 0        | 0        | 98      | 0x00     | 0x00     | 0x62    | Right AGC Decay Time                            |  |
| 0        | 0        | 99      | 0x00     | 0x00     | 0x63    | Right AGC Noise Debounce                        |  |
| 0        | 0        | 100     | 0x00     | 0x00     | 0x64    | Right AGC Signal Debounce                       |  |
| 0        | 0        | 101     | 0x00     | 0x00     | 0x65    | Right AGC Gain                                  |  |

## Table 13. Summary of Register Maps (continued)



# **Register Maps (continued)**

|          | DECIMAL  |         |          |          |           |   |  |
|----------|----------|---------|----------|----------|-----------|---|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO. | REG NO.   | DESCRIPTION   |  |
| 0        | 0        | 102     | 0x00     | 0x00     | 0x66      | ADC DC Measurement Control<br>Register 1                        |  |
| 0        | 0        | 103     | 0x00     | 0x00     | 0x67      | ADC DC Measurement Control<br>Register 2                        |  |
| 0        | 0        | 104     | 0x00     | 0x00     | 0x68      | Left Channel DC Measurement<br>Output Register 1 (MSB Byte)     |  |
| 0        | 0        | 105     | 0x00     | 0x00     | 0x69      | Left Channel DC Measurement<br>Output Register 2 (Middle Byte)  |  |
| 0        | 0        | 106     | 0x00     | 0x00     | 0x6A      | Left Channel DC Measurement<br>Output Register 3 (LSB Byte)     |  |
| 0        | 0        | 107     | 0x00     | 0x00     | 0x6B      | Right Channel DC Measurement<br>Output Register 1 (MSB Byte)    |  |
| 0        | 0        | 108     | 0x00     | 0x00     | 0x6C      | Right Channel DC Measurement<br>Output Register 2 (Middle Byte) |  |
| 0        | 0        | 109     | 0x00     | 0x00     | 0x6D      | Right Channel DC Measurement<br>Output Register 3 (LSB Byte)    |  |
| 0        | 0        | 110-114 | 0x00     | 0x00     | 0x6E-0x72 | Reserved Registers  |  |
| 0        | 0        | 115     | 0x00     | 0x00     | 0x73      | I2C Interface Miscellaneous<br>Control                          |  |
| 0        | 0        | 116-118 | 0x00     | 0x00     | 0x74-0x76 | Reserved Registers  |  |
| 0        | 0        | 119     | 0x00     | 0x00     | 0x77      | miniDSP Control Register 1,<br>Register Access Control          |  |
| 0        | 0        | 120     | 0x00     | 0x00     | 0x78      | miniDSP Control Register 2,<br>Register Access Control          |  |
| 0        | 0        | 121     | 0x00     | 0x00     | 0x79      | miniDSP Control Register 3,<br>Register Access Control          |  |
| 0        | 0        | 122-126 | 0x00     | 0x00     | 0x7A-0x7E | Reserved Registers  |  |
| 0        | 0        | 127     | 0x00     | 0x00     | 0x7F      | Book Selection Register   |  |
| 0        | 1        | 0       | 0x00     | 0x01     | 0x00      | Page Select Register  |  |
| 0        | 1        | 1       | 0x00     | 0x01     | 0x01      | Power Configuration Register                                    |  |
| 0        | 1        | 2       | 0x00     | 0x01     | 0x02      | Reserved Register   |  |
| 0        | 1        | 3       | 0x00     | 0x01     | 0x03      | Left DAC PowerTune<br>Configuration Register                    |  |
| 0        | 1        | 4       | 0x00     | 0x01     | 0x04      | Right DAC PowerTune<br>Configuration Register                   |  |
| 0        | 1        | 5-7     | 0x00     | 0x01     | 0x05-0x07 | Reserved Registers  |  |
| 0        | 1        | 8       | 0x00     | 0x01     | 0x08      | Common Mode Register  |  |
| 0        | 1        | 9       | 0x00     | 0x01     | 0x09      | Headphone Output Driver<br>Control                              |  |
| 0        | 1        | 10      | 0x00     | 0x01     | 0x0A      | Reserved  |  |
| 0        | 1        | 11      | 0x00     | 0x01     | 0x0B      | Headphone Output Driver Depop Control                           |  |
| 0        | 1        | 12      | 0x00     | 0x01     | 0x0C      | Reserved  |  |
| 0        | 1        | 13-16   | 0x00     | 0x01     | 0x0D-0x10 | Reserved Registers  |  |
| 0        | 1        | 17      | 0x00     | 0x01     | 0x11      | Mixer Amplifier Control   |  |
| 0        | 1        | 18      | 0x00     | 0x01     | 0x12      | Left ADC PGA to Left Mixer<br>Amplifier (MAL) Volume Control    |  |
| 0        | 1        | 19      | 0x00     | 0x01     | 0x13      | Right ADC PGA to Right Mixer<br>Amplifier (MAR) Volume Control  |  |
| 0        | 1        | 20-21   | 0x00     | 0x01     | 0x14-0x15 | Reserved Registers  |  |
| 0        | 1        | 22      | 0x00     | 0x01     | 0x16      | Lineout Amplifier Control 1                                     |  |

## Table 13. Summary of Register Maps (continued)

TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015 TEXAS INSTRUMENTS

www.ti.com.cn

# **Register Maps (continued)**

|          | DECIMAL HEX |         |          |          |           |  |  |
|----------|-------------|---------|----------|----------|-----------|--|--|
| BOOK NO. | PAGE NO.    | REG NO. | BOOK NO. | PAGE NO. | REG NO.   | DESCRIPTION                                      |  |
| 0        | 1           | 23      | 0x00     | 0x01     | 0x17      | Lineout Amplifier Control 2                      |  |
| 0        | 1           | 24-26   | 0x00     | 0x01     | 0x18-0x1A | Reserved   |  |
| 0        | 1           | 27      | 0x00     | 0x01     | 0x1B      | Headphone Amplifier Control 1                    |  |
| 0        | 1           | 28      | 0x00     | 0x01     | 0x1C      | Headphone Amplifier Control 2                    |  |
| 0        | 1           | 29      | 0x00     | 0x01     | 0x1D      | Headphone Amplifier Control 3                    |  |
| 0        | 1           | 30      | 0x00     | 0x01     | 0x1E      | Reserved Register                                |  |
| 0        | 1           | 31      | 0x00     | 0x01     | 0x1F      | HPL Driver Volume Control                        |  |
| 0        | 1           | 32      | 0x00     | 0x01     | 0x20      | HPR Driver Volume Control                        |  |
| 0        | 1           | 33      | 0x00     | 0x01     | 0x21      | Charge Pump Control 1                            |  |
| 0        | 1           | 34      | 0x00     | 0x01     | 0x22      | Charge Pump Control 2                            |  |
| 0        | 1           | 35      | 0x00     | 0x01     | 0x23      | Charge Pump Control 3                            |  |
| 0        | 1           | 36      | 0x00     | 0x01     | 0x24      | Reserved Register                                |  |
| 0        | 1           | 37      | 0x00     | 0x01     | 0x25      | Reserved Register                                |  |
| 0        | 1           | 38      | 0x00     | 0x01     | 0x26      | Reserved Register                                |  |
| 0        | 1           | 39      | 0x00     | 0x01     | 0x27      | Reserved Register                                |  |
| 0        | 1           | 40      | 0x00     | 0x01     | 0x28      | Reserved Register                                |  |
| 0        | 1           | 41      | 0x00     | 0x01     | 0x29      | Reserved Register                                |  |
| 0        | 1           | 42      | 0x00     | 0x01     | 0x2A      | Reserved   |  |
| 0        | 1           | 43-44   | 0x00     | 0x01     | 0x2B-0x2C | Reserved Registers                               |  |
| 0        | 1           | 45      | 0x00     | 0x01     | 0x2D      | Speaker Amplifier Control 1                      |  |
| 0        | 1           | 46      | 0x00     | 0x01     | 0x2E      | Speaker Amplifier Control 2                      |  |
| 0        | 1           | 47      | 0x00     | 0x01     | 0x2F      | Speaker Amplifier Control 3                      |  |
| 0        | 1           | 48      | 0x00     | 0x01     | 0x30      | Speaker Amplifier Volume<br>Controls             |  |
| 0        | 1           | 49-50   | 0x00     | 0x01     | 0x31-0x32 | Reserved Registers                               |  |
| 0        | 1           | 51      | 0x00     | 0x01     | 0x33      | Microphone Bias Control                          |  |
| 0        | 1           | 52      | 0x00     | 0x01     | 0x34      | Input Select 1 for Left<br>Microphone PGA P-Pin  |  |
| 0        | 1           | 53      | 0x00     | 0x01     | 0x35      | Input Select 2 for Left<br>Microphone PGA P-Pin  |  |
| 0        | 1           | 54      | 0x00     | 0x01     | 0x36      | Input Select for Left Microphone<br>PGA M-Pin    |  |
| 0        | 1           | 55      | 0x00     | 0x01     | 0x37      | Input Select 1 for Right<br>Microphone PGA P-Pin |  |
| 0        | 1           | 56      | 0x00     | 0x01     | 0x38      | Input Select 2 for Right<br>Microphone PGA P-Pin |  |
| 0        | 1           | 57      | 0x00     | 0x01     | 0x39      | Input Select for Right<br>Microphone PGA M-Pin   |  |
| 0        | 1           | 58      | 0x00     | 0x01     | 0x3A      | Input Common Mode Control                        |  |
| 0        | 1           | 59      | 0x00     | 0x01     | 0x3B      | Left Microphone PGA Control                      |  |
| 0        | 1           | 60      | 0x00     | 0x01     | 0x3C      | Right Microphone PGA Control                     |  |
| 0        | 1           | 61      | 0x00     | 0x01     | 0x3D      | ADC PowerTune Configuration<br>Register          |  |
| 0        | 1           | 62      | 0x00     | 0x01     | 0x3E      | ADC Analog PGA Gain Flag<br>Register             |  |
| 0        | 1           | 63      | 0x00     | 0x01     | 0x3F      | DAC Analog Gain Flags<br>Register 1              |  |

## Table 13. Summary of Register Maps (continued)



# **Register Maps (continued)**

|          | DECIMAL  |         |          | HEX      | DESCRIPTION |   |  |
|----------|----------|---------|----------|----------|-------------|---|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO. | REG NO.     | DESCRIPTION   |  |
| 0        | 1        | 64      | 0x00     | 0x01     | 0x40        | DAC Analog Gain Flags<br>Register 2   |  |
| 0        | 1        | 65      | 0x00     | 0x01     | 0x41        | Analog Bypass Gain Flags<br>Register  |  |
| 0        | 1        | 66      | 0x00     | 0x01     | 0x42        | Driver Power-Up Flags Register  |  |
| 0        | 1        | 67-118  | 0x00     | 0x01     | 0x43-0x76   | Reserved Registers  |  |
| 0        | 1        | 119     | 0x00     | 0x01     | 0x77        | Headset Detection Tuning<br>Register 1  |  |
| 0        | 1        | 120     | 0x00     | 0x01     | 0x78        | Headset Detection Tuning<br>Register 2  |  |
| 0        | 1        | 121     | 0x00     | 0x01     | 0x79        | Microphone PGA Power-Up<br>Control Register                                   |  |
| 0        | 1        | 122     | 0x00     | 0x01     | 0x7A        | Reference Powerup Delay<br>Register   |  |
| 0        | 1        | 123-127 | 0x00     | 0x01     | 0x7B-0x7F   | Reserved Registers  |  |
| 0        | 4        | 0       | 0x00     | 0x04     | 0x00        | Page Select Register  |  |
| 0        | 4        | 1       | 0x00     | 0x04     | 0x01        | Audio Serial Interface 1, Audio<br>Bus Format Control Register                |  |
| 0        | 4        | 2       | 0x00     | 0x04     | 0x02        | Audio Serial Interface 1, Left<br>Ch_Offset_1 Control Register                |  |
| 0        | 4        | 3       | 0x00     | 0x04     | 0x03        | Audio Serial Interface 1, Right<br>Ch_Offset_2 Control Register               |  |
| 0        | 4        | 4       | 0x00     | 0x04     | 0x04        | Audio Serial Interface 1,<br>Channel Set-up Register                          |  |
| 0        | 4        | 5       | 0x00     | 0x04     | 0x05        | Audio Serial Interface 1, Multi-<br>Channel Set-up Register 1                 |  |
| 0        | 4        | 6       | 0x00     | 0x04     | 0x06        | Audio Serial Interface 1, Multi-<br>Channel Set-up Register 2                 |  |
| 0        | 4        | 7       | 0x00     | 0x04     | 0x07        | Audio Serial Interface 1, ADC<br>Input Control                                |  |
| 0        | 4        | 8       | 0x00     | 0x04     | 0x08        | Audio Serial Interface 1, DAC<br>Output Control                               |  |
| 0        | 4        | 9       | 0x00     | 0x04     | 0x09        | Audio Serial Interface 1, Control<br>Register 9, ADC Slot Tristate<br>Control |  |
| 0        | 4        | 10      | 0x00     | 0x04     | 0x0A        | Audio Serial Interface 1, WCLK and BCLK Control Register                      |  |
| 0        | 4        | 11      | 0x00     | 0x04     | 0x0B        | Audio Serial Interface 1, Bit<br>Clock N Divider Input Control                |  |
| 0        | 4        | 12      | 0x00     | 0x04     | 0x0C        | Audio Serial Interface 1, Bit<br>Clock N Divider                              |  |
| 0        | 4        | 13      | 0x00     | 0x04     | 0x0D        | Audio Serial Interface 1, Word<br>Clock N Divider                             |  |
| 0        | 4        | 14      | 0x00     | 0x04     | 0x0E        | Audio Serial Interface 1, BCLK and WCLK Output                                |  |
| 0        | 4        | 15      | 0x00     | 0x04     | 0x0F        | Audio Serial Interface 1, Data<br>Output                                      |  |
| 0        | 4        | 16      | 0x00     | 0x04     | 0x10        | Audio Serial Interface 1, ADC WCLK and BCLK Control                           |  |
| 0        | 4        | 17      | 0x00     | 0x04     | 0x11        | Audio Serial Interface 2, Audio<br>Bus Format Control Register                |  |
| 0        | 4        | 18      | 0x00     | 0x04     | 0x12        | Audio Serial Interface 2, Data<br>Offset Control Register                     |  |

## Table 13. Summary of Register Maps (continued)

TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015 TEXAS INSTRUMENTS

www.ti.com.cn

# **Register Maps (continued)**

|          | DECIMAL  |         |          |          |           |  |  |
|----------|----------|---------|----------|----------|-----------|--|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO. | REG NO.   | DESCRIPTION  |  |
| 0        | 4        | 19-22   | 0x00     | 0x04     | 0x13-0x16 | Reserved Registers   |  |
| 0        | 4        | 23      | 0x00     | 0x04     | 0x17      | Audio Serial Interface 2, ADC<br>Input Control                 |  |
| 0        | 4        | 24      | 0x00     | 0x04     | 0x18      | Audio Serial Interface 2, DAC<br>Output Control                |  |
| 0        | 4        | 25      | 0x00     | 0x04     | 0x19      | Reserved Register  |  |
| 0        | 4        | 26      | 0x00     | 0x04     | 0x1A      | Audio Serial Interface 2, WCLK<br>and BCLK Control Register    |  |
| 0        | 4        | 27      | 0x00     | 0x04     | 0x1B      | Audio Serial Interface 2, Bit<br>Clock N Divider Input Control |  |
| 0        | 4        | 28      | 0x00     | 0x04     | 0x1C      | Audio Serial Interface 2, Bit<br>Clock N Divider               |  |
| 0        | 4        | 29      | 0x00     | 0x04     | 0x1D      | Audio Serial Interface 2, Word<br>Clock N Divider              |  |
| 0        | 4        | 30      | 0x00     | 0x04     | 0x1E      | Audio Serial Interface 2, BCLK<br>and WCLK Output              |  |
| 0        | 4        | 31      | 0x00     | 0x04     | 0x1F      | Audio Serial Interface 2, Data<br>Output                       |  |
| 0        | 4        | 32      | 0x00     | 0x04     | 0x20      | Audio Serial Interface 2, ADC WCLK and BCLK Control            |  |
| 0        | 4        | 33      | 0x00     | 0x04     | 0x21      | Reserved   |  |
| 0        | 4        | 34      | 0x00     | 0x04     | 0x22      | Reserved   |  |
| 0        | 4        | 35-38   | 0x00     | 0x04     | 0x23-0x26 | Reserved Registers   |  |
| 0        | 4        | 39      | 0x00     | 0x04     | 0x27      | Reserved Register  |  |
| 0        | 4        | 40      | 0x00     | 0x04     | 0x28      | Reserved Register  |  |
| 0        | 4        | 41      | 0x00     | 0x04     | 0x29      | Reserved Register  |  |
| 0        | 4        | 42      | 0x00     | 0x04     | 0x2A      | Reserved Register  |  |
| 0        | 4        | 43      | 0x00     | 0x04     | 0x2B      | Reserved Register  |  |
| 0        | 4        | 44      | 0x00     | 0x04     | 0x2C      | Reserved Register  |  |
| 0        | 4        | 45      | 0x00     | 0x04     | 0x2D      | Reserved Register  |  |
| 0        | 4        | 46      | 0x00     | 0x04     | 0x2E      | Reserved Register  |  |
| 0        | 4        | 47      | 0x00     | 0x04     | 0x2F      | Reserved Register  |  |
| 0        | 4        | 48      | 0x00     | 0x04     | 0x30      | Reserved Register  |  |
| 0        | 4        | 49-64   | 0x00     | 0x04     | 0x31-0x40 | Reserved Registers   |  |
| 0        | 4        | 65      | 0x00     | 0x04     | 0x41      | WCLK1 (Input/Output) Pin<br>Control                            |  |
| 0        | 4        | 66      | 0x00     | 0x04     | 0x42      | Reserved Register  |  |
| 0        | 4        | 67      | 0x00     | 0x04     | 0x43      | DOUT1 (Output) Pin Control                                     |  |
| 0        | 4        | 68      | 0x00     | 0x04     | 0x44      | DIN1 (Input) Pin Control                                       |  |
| 0        | 4        | 69      | 0x00     | 0x04     | 0x45      | WCLK2 (Input/Output) Pin<br>Control                            |  |
| 0        | 4        | 70      | 0x00     | 0x04     | 0x46      | BCLK2 (Input/Output) Pin<br>Control                            |  |
| 0        | 4        | 71      | 0x00     | 0x04     | 0x47      | DOUT2 (Output) Pin Control                                     |  |
| 0        | 4        | 72      | 0x00     | 0x04     | 0x48      | DIN2 (Input) Pin Control                                       |  |
| 0        | 4        | 73      | 0x00     | 0x04     | 0x49      | Reserved Register  |  |
| 0        | 4        | 74      | 0x00     | 0x04     | 0x4A      | Reserved Register  |  |
| 0        | 4        | 75      | 0x00     | 0x04     | 0x4B      | Reserved Register  |  |
| 0        | 4        | 76      | 0x00     | 0x04     | 0x4C      | Reserved Register  |  |

## Table 13. Summary of Register Maps (continued)



# **Register Maps (continued)**

| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO.  | REG NO.   | DESCRIPTION                                     |
|----------|----------|---------|----------|-----------|-----------|---|
| 0        | 4        | 77-81   | 0x00     | 0x04      | 0x4D-0x51 | Reserved Registers                              |
| 0        | 4        | 82      | 0x00     | 0x04      | 0x52      | MCLK2 (Input) Pin Control                       |
| 0        | 4        | 83-85   | 0x00     | 0x04      | 0x53-0x55 | Reserved Registers                              |
| 0        | 4        | 86      | 0x00     | 0x04      | 0x56      | GPIO1 (Input/Output) Pin<br>Control             |
| 0        | 4        | 87      | 0x00     | 0x04      | 0x57      | GPIO2 (Input/Output) Pin<br>Control             |
| 0        | 4        | 88-90   | 0x00     | 0x04      | 0x58-0x5A | Reserved Registers                              |
| 0        | 4        | 91      | 0x00     | 0x04      | 0x5B      | GPI1 (Input) Pin Control                        |
| 0        | 4        | 92      | 0x00     | 0x04      | 0x5C      | GPI2 (Input) Pin Control                        |
| 0        | 4        | 93-95   | 0x00     | 0x04      | 0x5D-0x5F | Reserved Registers                              |
| 0        | 4        | 96      | 0x00     | 0x04      | 0x60      | GPO1 (Output) Pin Control                       |
| 0        | 4        | 97-100  | 0x00     | 0x04      | 0x61-0x64 | Reserved Registers                              |
| 0        | 4        | 101     | 0x00     | 0x04      | 0x65      | Digital Microphone Input Pin<br>Control         |
| 0        | 4        | 102-117 | 0x00     | 0x04      | 0x66-0x75 | Reserved Registers                              |
| 0        | 4        | 118     | 0x00     | 0x04      | 0x76      | miniDSP Data Port Control                       |
| 0        | 4        | 119     | 0x00     | 0x04      | 0x77      | Digital Audio Engine<br>Synchronization Control |
| 0        | 4        | 120-127 | 0x00     | 0x04      | 0x78-0x7F | Reserved Registers                              |
| 20       | 0        | 0       | 0x14     | 0x00      | 0x00      | Page Select Register                            |
| 20       | 0        | 1-126   | 0x14     | 0x00      | 0x01-0x7E | Reserved Registers                              |
| 20       | 0        | 127     | 0x14     | 0x00      | 0x7F      | Book Selection Register                         |
| 20       | 1-26     | 0       | 0x14     | 0x01-0x1A | 0x00      | Page Select Register                            |
| 20       | 1-26     | 1-7     | 0x14     | 0x01-0x1A | 0x01-0x07 | Reserved Registers                              |
| 20       | 1-26     | 8-127   | 0x14     | 0x01-0x1A | 0x08-0x7F | ADC Fixed Coefficients<br>C(0:767)              |
| 40       | 0        | 0       | 0x28     | 0x00      | 0x00      | Page Select Register                            |
| 40       | 0        | 1       | 0x28     | 0x00      | 0x01      | ADC Adaptive CRAM<br>Configuration Register     |
| 40       | 0        | 2-126   | 0x28     | 0x00      | 0x02-0x7E | Reserved Registers                              |
| 40       | 0        | 127     | 0x28     | 0x00      | 0x7F      | Book Selection Register                         |
| 40       | 1-17     | 0       | 0x28     | 0x01-0x11 | 0x00      | Page Select Register                            |
| 40       | 1-17     | 1-7     | 0x28     | 0x01-0x11 | 0x01-0x07 | Reserved Registers                              |
| 40       | 1-17     | 8-127   | 0x28     | 0x01-0x11 | 0x08-0x7F | ADC Adaptive Coefficients<br>C(0:509)           |
| 40       | 18       | 0       | 0x28     | 0x12      | 0x00      | Page Select Register                            |
| 40       | 18       | 1-7     | 0x28     | 0x12      | 0x01-0x07 | Reserved Registers                              |
| 40       | 18       | 8-15    | 0x28     | 0x12      | 0x08-0x0F | ADC Adaptive Coefficients<br>C(510:511)         |
| 40       | 18       | 16-127  | 0x28     | 0x12      | 0x10-0x7F | Reserved Registers                              |
| 60       | 0        | 0       | 0x3C     | 0x00      | 0x00      | Page Select Register                            |
| 60       | 0        | 1-126   | 0x3C     | 0x00      | 0x01-0x7E | Reserved Registers                              |
| 60       | 0        | 127     | 0x3C     | 0x00      | 0x7F      | Book Selection Register                         |
| 60       | 1-35     | 0       | 0x3C     | 0x01-0x23 | 0x00      | Page Select Register                            |
| 60       | 1-35     | 1-7     | 0x3C     | 0x01-0x23 | 0x01-0x07 | Reserved Registers                              |
| 60       | 1-35     | 8-127   | 0x3C     | 0x01-0x23 | 0x08-0x7F | DAC Fixed Coefficients<br>C(0:1023)             |

## Table 13. Summary of Register Maps (continued)

TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015 TEXAS INSTRUMENTS

www.ti.com.cn

# **Register Maps (continued)**

| DECIMAL HEX |                        |        |          |                     |           | DESCRIPTION  |  |
|-------------|------------------------|--------|----------|---------------------|-----------|--|--|
| BOOK NO.    | OK NO. PAGE NO. REG NO |        | BOOK NO. | BOOK NO. PAGE NO. F |           | DESCRIPTION  |  |
| 80          | 0                      | 0      | 0x50     | 0x00                | 0x00      | Page Select Register   |  |
| 80          | 0                      | 1      | 0x50     | 0x00                | 0x01      | DAC Adaptive Coefficient Bank<br>number 1 Configuration Register |  |
| 80          | 0                      | 2-126  | 0x50     | 0x00                | 0x02-0x7E | Reserved Registers   |  |
| 80          | 0                      | 127    | 0x50     | 0x00                | 0x7F      | Book Selection Register  |  |
| 80          | 1-17                   | 0      | 0x50     | 0x01-0x11           | 0x00      | Page Select Register   |  |
| 80          | 1-17                   | 1-7    | 0x50     | 0x01-0x11           | 0x01-0x07 | Reserved Registers   |  |
| 80          | 1-17                   | 8-127  | 0x50     | 0x01-0x11           | 0x08-0x7F | DAC Adaptive Coefficient Bank<br>number 1 C(0:509)               |  |
| 80          | 18                     | 0      | 0x50     | 0x12                | 0x00      | Page Select Register   |  |
| 80          | 18                     | 1-7    | 0x50     | 0x12                | 0x01-0x07 | Reserved Registers   |  |
| 80          | 18                     | 8-15   | 0x50     | 0x12                | 0x08-0x0F | DAC Adaptive Coefficient Bank<br>number 1 C(510:511)             |  |
| 80          | 18                     | 16-127 | 0x50     | 0x12                | 0x10-0x7F | Reserved Registers   |  |
| 82          | 0                      | 0      | 0x52     | 0x00                | 0x00      | Page Select Register   |  |
| 82          | 0                      | 1      | 0x52     | 0x00                | 0x01      | DAC Adaptive Coefficient Bank<br>number 2 Configuration Register |  |
| 82          | 0                      | 2-126  | 0x52     | 0x00                | 0x02-0x7E | Reserved Registers   |  |
| 82          | 0                      | 127    | 0x52     | 0x00                | 0x7F      | Book Selection Register  |  |
| 82          | 1-17                   | 0      | 0x52     | 0x01-0x11           | 0x00      | Page Select Register   |  |
| 82          | 1-17                   | 1-7    | 0x52     | 0x01-0x11           | 0x01-0x07 | Reserved Registers   |  |
| 82          | 1-17                   | 8-127  | 0x52     | 0x01-0x11           | 0x08-0x7F | DAC Adaptive Coefficient Bank number 2 C(0:509)                  |  |
| 82          | 18                     | 0      | 0x52     | 0x12                | 0x00      | Page Select Register   |  |
| 82          | 18                     | 1-7    | 0x52     | 0x12                | 0x01-0x07 | Reserved Registers   |  |
| 82          | 18                     | 8-15   | 0x52     | 0x12                | 0x08-0x0F | DAC Adaptive Coefficient Bank<br>number 2 C(510:511)             |  |
| 82          | 18                     | 16-127 | 0x52     | 0x12                | 0x10-0x7F | Reserved Registers   |  |
| 100         | 0                      | 0      | 0x64     | 0x00                | 0x00      | Page Select Register   |  |
| 100         | 0                      | 1-47   | 0x64     | 0x00                | 0x01-0x2F | Reserved Registers   |  |
| 100         | 0                      | 48     | 0x64     | 0x00                | 0x30      | ADC miniDSP_A Instruction<br>Control Register 1                  |  |
| 100         | 0                      | 49     | 0x64     | 0x00                | 0x31      | ADC miniDSP_A Instruction<br>Control Register 2                  |  |
| 100         | 0                      | 50     | 0x64     | 0x00                | 0x32      | ADC miniDSP_A Decimation<br>Ratio Control Register               |  |
| 100         | 0                      | 51-56  | 0x64     | 0x00                | 0x33-0x38 | Reserved Registers   |  |
| 100         | 0                      | 57     | 0x64     | 0x00                | 0x39      | ADC miniDSP_A Instruction<br>Control Register 3                  |  |
| 100         | 0                      | 58     | 0x64     | 0x00                | 0x3A      | ADC miniDSP_A ISR Interrupt<br>Control                           |  |
| 100         | 0                      | 59-126 | 0x64     | 0x00                | 0x3B-0x7E | Reserved Registers   |  |
| 100         | 0                      | 127    | 0x64     | 0x00                | 0x7F      | Book Selection Register  |  |
| 100         | 1-52                   | 0      | 0x64     | 0x01-0x34           | 0x00      | Page Select Register   |  |
| 100         | 1-52                   | 1-7    | 0x64     | 0x01-0x34           | 0x01-0x07 | Reserved Registers   |  |
| 100         | 1-52                   | 8-127  | 0x64     | 0x01-0x34           | 0x08-0x7F | miniDSP_A Instructions   |  |
| 120         | 0                      | 0      | 0x78     | 0x00                | 0x00      | Page Select Register   |  |
| 120         | 0                      | 1-47   | 0x78     | 0x00                | 0x01-0x2F | Reserved Registers   |  |

## Table 13. Summary of Register Maps (continued)



# **Register Maps (continued)**

|          | DECIMAL  |         |          | HEX       |           | DECODIDITION   |
|----------|----------|---------|----------|-----------|-----------|--|
| BOOK NO. | PAGE NO. | REG NO. | BOOK NO. | PAGE NO.  | REG NO.   | DESCRIPTION  |
| 120      | 0        | 48      | 0x78     | 0x00      | 0x30      | DAC miniDSP_D Instruction<br>Control Register 1        |
| 120      | 0        | 49      | 0x78     | 0x00      | 0x31      | DAC miniDSP_D Instruction<br>Control Register 2        |
| 120      | 0        | 50      | 0x78     | 0x00      | 0x32      | DAC miniDSP_D Interpolation<br>Factor Control Register |
| 120      | 0        | 51-126  | 0x78     | 0x00      | 0x33-0x7E | Reserved Registers                                     |
| 120      | 0        | 57      | 0x78     | 0x00      | 0x39      | DAC miniDSP_D Instruction<br>Control Register 3        |
| 120      | 0        | 58      | 0x78     | 0x00      | 0x3A      | DAC miniDSP_D ISR Interrupt<br>Control                 |
| 120      | 0        | 59-126  | 0x78     | 0x00      | 0x3B-0x7E | Reserved Registers                                     |
| 120      | 0        | 127     | 0x78     | 0x00      | 0x7F      | Book Selection Register                                |
| 120      | 1-103    | 0       | 0x78     | 0x01-0x67 | 0x00      | Page Select Register                                   |
| 120      | 1-103    | 1-7     | 0x78     | 0x01-0x67 | 0x01-0x07 | Reserved Registers                                     |
| 120      | 1-103    | 8-127   | 0x78     | 0x01-0x67 | 0x08-0x7F | miniDSP_D Instructions                                 |

## Table 13. Summary of Register Maps (continued)



## **11** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **11.1** Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases.

Each of these configurations can be realized using the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in all available modes of operation. Additionally, some of the application circuits are available as reference designs and can be found on the TI website. Also see the TLV320AIC3262 product page for information on ordering the EVM. Not all configurations are available as reference designs; however, any design variation can be supported by TI through schematic and layout reviews. Visit www.support.ti.com for additional design assistance. Also, join the audio converters discussion forum at http://e2e.ti.com.



## **11.2 Typical Application**

Figure 33 shows a typical circuit configuration for a system utilizing TLV320AIC3262. Note that while this circuit configuration shows all three Audio Serial Interfaces connected to a single Host Processor, it is also quite common for these Audio Serial Interfaces to connect to separate devices (for example Host Processor on Audio Serial Interface number 1, and modems and/or Bluetooth devices on the other audio serial interfaces).




Figure 33. Typical Circuit Configuration

TLV320AIC3262 ZHCSE78A-DECEMBER 2011-REVISED SEPTEMBER 2015



www.ti.com.cn

## **Typical Application (continued)**

#### 11.2.1 Design Requirements

This section gives the power-consumption values for various PowerTune modes. All measurements were taken with the PLL turned off and the ADC configured for single-ended input.

## Table 14. ADC, Stereo, 48 kHz, Highest Performance, DVDD = IOVDD = 1.8 V, AVDDx\_18 = 1.8 V<sup>(1)</sup>

|  | DEVICE CO | DEVICE COMMON MODE SETTING = 0.75 V |        |        |        | DEVICE COMMON MODE SETTING = 0.9 V |        |        |                   |
|--|-----------|-------------------------------------|--------|--------|--------|------------------------------------|--------|--------|-------------------|
|  | PTM_R1    | PTM_R2                              | PTM_R3 | PTM_R4 | PTM_R1 | PTM_R2                             | PTM_R3 | PTM_R4 | UNIT              |
| 0-dB full-scale  | Х         | 375                                 | 375    | 375    | Х      | 500                                | 500    | 500    | mV <sub>RMS</sub> |
| Maximum allowed input level w.r.t. 0 dB full scale     | x         | -12                                 | 0      | 0      | х      | -12                                | 0      | 0      | dB full scale     |
| Effective SNR w.r.t.<br>maximum allowed input<br>level | x         | 78.2                                | 91.2   | 91     | х      | 79.5                               | 93.1   | 93     | dB                |
| Power consumption                                      | Х         | 12.3                                | 14.6   | 18.8   | Х      | 12.3                               | 14.6   | 18.8   | mW                |

(1) AOSR = 128, Processing Block = PRB\_R1 (Decimation Filter A)

#### Table 15. Alternative Processing Blocks

| PROCESSING BLOCK | FILTER | ESTIMATED POWER CHANGE (mW) |
|------------------|--------|-----------------------------|
| PRB_R2           | A      | +1.2                        |
| PRB_R3           | A      | +0.8                        |

#### Table 16. ADC, Stereo, 48 kHz, Lowest Power Consumption<sup>(1)</sup>

|  | PTM_R1<br>CM = 0.75 V<br>AVdd = 1.5 V | PTM_R3<br>CM = 0.9 V<br>AVdd = 1.8 V | UNIT              |
|--|---------------------------------------|--------------------------------------|-------------------|
| 0-dB full-scale                                    | 375                                   | 500                                  | mV <sub>RMS</sub> |
| Maximum allowed input level w.r.t. 0 dB full scale | -2                                    | 0                                    | dB full scale     |
| Effective SNR w.r.t. maximum allowed input level   | 85.9                                  | 90.8                                 | dB                |
| Power consumption                                  | 5.6                                   | 9.5                                  | mW                |

(1) AOSR = 64, Processing Block = PRB\_R7 (Decimation Filter B), DVdd = 1.26 V

#### **Table 17. Alternative Processing Blocks**

| PROCESSING BLOCK | FILTER | ESTIMATED POWER CHANGE (mW) |
|------------------|--------|-----------------------------|
| PRB_R8           | В      | +0.4                        |
| PRB_R9           | В      | +0.2                        |
| PRB_R1           | A      | +1.2                        |
| PRB_R2           | А      | +1.8                        |
| PRB_R3           | А      | +1.6                        |

#### Table 18. DAC, Stereo, 48 kHz, Highest Performance, DVDD = IOVDD = 1.8 V, AVDDx\_18 = 1.8 V<sup>(1)</sup>

|                 |  | DEVICE COMMON MODE SETTING = 0.75 V |        |        | DEVICE COMMON MODE SETTING = 0.9 V |        |        |        |        |                   |
|-----------------|--|-------------------------------------|--------|--------|------------------------------------|--------|--------|--------|--------|-------------------|
|                 |  | PTM_P1                              | PTM_P2 | PTM_P3 | PTM_P4                             | PTM_P1 | PTM_P2 | PTM_P3 | PTM_P4 | UNIT              |
| 0-dB full-scale |  | 75                                  | 225    | 375    | 375                                | 100    | 300    | 500    | 500    | mV <sub>RMS</sub> |
| Lineout         | Effective SNR<br>w.r.t. 0 dB full<br>scale | 89.5                                | 96.3   | 99.3   | 99.2                               | 91.7   | 98.4   | 101.2  | 101.2  | dB                |
|                 | Power consumption                          | 11.3                                | 11.9   | 12.4   | 12.4                               | 11.5   | 12.2   | 12.9   | 12.9   | mW                |

(1) DOSR = 128, Processing Block = PRB\_P8 (Interpolation Filter B)



TLV320AIC3262 ZHCSE78A – DECEMBER 2011 – REVISED SEPTEMBER 2015

#### www.ti.com.cn

#### **Table 19. Alternative Processing Blocks**

| PROCESSING BLOCK | FILTER | ESTIMATED POWER CHANGE (mW) |
|------------------|--------|-----------------------------|
| PRB_P1           | А      | -0.1                        |
| PRB_P2           | А      | +2.6                        |
| PRB_P3           | А      | +1.1                        |
| PRB_P7           | В      | -2.8                        |
| PRB_P9           | В      | -1.7                        |
| PRB_P10          | В      | +0.6                        |
| PRB_P11          | В      | -1.2                        |
| PRB_P23          | А      | -0.1                        |
| PRB_P24          | А      | +2.8                        |
| PRB_P25          | А      | +3.6                        |

#### Table 20. DAC, Stereo, 48 kHz, Lowest Power Consumption<sup>(1)</sup>

|                 |                                      | CM = 0.75 V<br>AVdd = 1.5 V<br>PRB_P26<br>PTM_P1 | CM = 0.9 V<br>AVdd = 1.8 V<br>PRB_P26<br>PTM_P1 | CM = 0.75 V<br>AVdd = 1.5 V<br>PRB_P7<br>PTM_P4 | UNIT              |
|-----------------|--------------------------------------|--|---|---|-------------------|
| 0-dB full-scale |                                      | 75   | 100   | 375   | mV <sub>RMS</sub> |
| Linesut         | Effective SNR w.r.t. 0-dB full-scale | 88.6   | 90.7  | 99.2  | dB                |
| Lineout         | Power consumption                    | 2.7  | 3.3   | 5.2   | mW                |

(1) DOSR = 64, Interpolation Filter D, DVdd = 1.26 V

#### **Table 21. Alternative Processing Blocks**

| PROCESSING BLOCK | FILTER | ESTIMATED POWER CHANGE (mW) <sup>(1)</sup> |
|------------------|--------|--|
| PRB_P1           | A      | +3.1                                       |
| PRB_P2           | A      | +4.4                                       |
| PRB_P3           | A      | +3.6                                       |
| PRB_P7           | В      | +1.7                                       |
| PRB_P9           | В      | +2.3                                       |
| PRB_P10          | В      | +3.4                                       |
| PRB_P11          | В      | +2.5                                       |
| PRB_P23          | A      | +3.1                                       |
| PRB_P24          | А      | +4.5                                       |
| PRB_P25          | A      | +4.8                                       |

(1) Estimated power change is w.r.t. PRB\_P26.

For more possible configurations and measurements, please consult the *TLV320AIC3262 Applications Reference Guide*, SLAU309.

#### 11.2.2 Detailed Design Procedure

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

#### 11.2.2.1 Charge Pump Flying and Holding Capacitor

The TLV320AIC3262 features a built-in charge-pump to generate a negative supply rail, VNEG from CPVDD\_18. The negative voltage is used by the headphone amplifier to enable driving the output signal biased around ground potential. For proper operation of the charge pump and headphone amplifier, TI recommends that the flying capacitor connected between CPFCP and CPFCM pins and the holding capacitor connected between VNEG and ground be of X7R type. TI recommends to use 2.2 µF as capacitor value. Failure to use X7R type capacitor can result in degraded performance of charge pump and headphone amplifier.

### TLV320AIC3262

ZHCSE78A - DECEMBER 2011 - REVISED SEPTEMBER 2015




### 11.2.2.2 Reference Filtering Capacitor

The TLV320AIC3262 has a built-in bandgap used to generate reference voltages and currents for the device. To achieve high SNR, the reference voltage on VREF\_AUDIO should be filtered using a 10-µF capacitor from VREF\_AUDIO pin to ground.

# 11.2.2.3 MICBIAS

TLV320AIC3262 has a built-in bias voltage output for biasing of microphones. No intentional capacitors should be connected directly to the MICBIAS output for filtering

# 11.2.3 Application Curves



# 12 Power Supply Recommendations

The TLV320AIC3262 integrates a large amount of digital and analog functionality, and each of these blocks can be powered separately to enable the system to select appropriate power supplies for desired performance and power consumption. The device has separate power domains for digital IO, digital core, analog core, analog input, receiver driver, charge-pump input, headphone driver, and speaker drivers. If desired, all of the supplies (except for the supplies for speaker drivers, which can directly connect to the battery) can be connected together and be supplied from one source in the range of 1.65 to 1.95 V. Individually, the IOVDD voltage can be supplied in the range of 1.1 V to 3.6 V. For improved power efficiency, the digital core power supply can range from 1.26 V to 1.95 V. The analog core voltages (AVDD1\_18, AVDD2\_18, AVDD4\_18, and AVDD\_18) can range from 1.5 V to 1.95 V. The microphone bias (AVDD3\_33) and receiver driver supply (RECVDD\_33) voltages can range from 1.65 V to 3.6 V. The charge-pump input voltage (CPVDD\_18) can range from 1.26 V to 1.95 V, and the headphone driver supply (HVDD\_18) voltage can range from 1.5 V to 1.95 V. The speaker driver voltages (SLVDD, SRVDD, and SPK\_V) can range from 2.7 V to 5.5 V.

For more detailed information see the TLV320AIC3262 Applications Reference Guide, SLAU309.

# **12.1 Device Power Consumption**

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3262 Application Reference Guide*, SLAU309.



#### www.ti.com.cn

# 13 Layout

# 13.1 Layout Guidelines

Each system design and PCB layout is unique. The layout should be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize TLV320AIC3262 performance:

- The decoupling capacitors for the power supplies should be placed close to the device pins. Figure 33 shows the recommended decoupling capacitors for the TLV320AIC3262.
- Place the flying capacitor between CPFCP and CPFCM near the device pins, with minimal VIAS in the trace between the device pins and the capacitor. Similarly, keep the decoupling capacitor on VNEG near the device pin with minimal VIAS in the trace between the device terminal, capacitor and PCB ground.
- TLV320AIC3262 internal voltage references must be filtered using external capacitors. Place the filter capacitors on VREF\_SAR and VREF\_AUDIO near the device pins for optimal performance.
- For analog differential audio signals, the signals should be routed differentially on the PCB for better noise immunity. Avoid crossing of digital and analog signals to avoid undesirable crosstalk.
- Analog, speaker and digital grounds should be separated to prevent possible digital noise from affecting the analog performance of the board.

# 13.2 Layout Examples

The next examples show some recommendations that must be followed to ensure the best performance of the device. Please check the TLV320AIC3262EVM (SLAU386) for details.




Figure 36. Ground Layer

www.ti.com.cn

**INSTRUMENTS** 

Texas

# Layout Examples (continued)




Figure 37. I/O Layer



TLV320AIC3262 ZHCSE78A – DECEMBER 2011 – REVISED SEPTEMBER 2015

www.ti.com.cn

# Layout Examples (continued)




Figure 38. Power Layer

**EXAS NSTRUMENTS** 

www.ti.com.cn

# 14 器件和文档支持

14.1 文档支持

# 14.1.1 相关文档

相关文档如下:

- TLV320AIC3262 应用 参考指南, SLAU309
- TLV320AIC3262EVM 用户指南, SLAU386

## 14.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask guestions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 14.3 商标

PowerTune, PurePath, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 14.4 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

## 14.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TLV320AIC3262IYZFR | ACTIVE        | DSBGA        | YZF                | 81   | 2500           | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 85    | AIC3262                 | Samples |
| TLV320AIC3262IYZFT | ACTIVE        | DSBGA        | YZF                | 81   | 250            | RoHS & Green    | SNAGCU                               | Level-1-260C-UNLIM   | -40 to 85    | AIC3262                 | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM



Texas

www.ti.com

# TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TLV320AIC3262IYZFR          | DSBGA           | YZF                | 81 | 2500 | 330.0                    | 12.4                     | 5.04       | 5.07       | 0.75       | 8.0        | 12.0      | Q1               |
| TLV320AIC3262IYZFT          | DSBGA           | YZF                | 81 | 250  | 330.0                    | 12.4                     | 5.04       | 5.07       | 0.75       | 8.0        | 12.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION


16-Apr-2024



\*All dimensions are nominal

| Device             | Package Type | e Type Package Drawing Pins |    | SPQ  | Length (mm) | Width (mm) | Height (mm) |  |
|--------------------|--------------|-----------------------------|----|------|-------------|------------|-------------|--|
| TLV320AIC3262IYZFR | DSBGA        | YZF                         | 81 | 2500 | 335.0       | 335.0      | 25.0        |  |
| TLV320AIC3262IYZFT | DSBGA        | YZF                         | 81 | 250  | 335.0       | 335.0      | 25.0        |  |

# **MECHANICAL DATA**





- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司