ZHCSEG3C September   2015  – July 2016 SN65DP149 , SN75DP149

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 说明 （续）
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Power Supply Electrical Characteristics
    6. 7.6  Differential Input Electrical Characteristics
    7. 7.7  HDMI and DVI TMDS Output Electrical Characteristics
    8. 7.8  DDC, and I2C Electrical Characteristics
    9. 7.9  HPD Electrical Characteristics
    10. 7.10 HDMI and DVI Main Link Switching Characteristics
    11. 7.11 HPD Switching Characteristics
    12. 7.12 DDC and I2C Switching Characteristics
    13. 7.13 Typical Characteristics
  8. 8 Parameter Measurement Information
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Reset Implementation
      2. 9.3.2 Operation Timing
      3. 9.3.3 Input Lane Swap and Polarity Working
      4. 9.3.4 Main Link Inputs
      5. 9.3.5 Main Link Inputs Debug Tools
      6. 9.3.6 Receiver Equalizer
      7. 9.3.7 Termination Impedance Control
      8. 9.3.8 TMDS Outputs
        1. 9.3.8.1 Pre-Emphasis/De-Emphasis
    4. 9.4 Device Functional Modes
      1. 9.4.1 Retimer Mode
      2. 9.4.2 Redriver Mode
      3. 9.4.3 DDC Functional Description
    5. 9.5 Register Maps
      1. 9.5.1 DP-HDMI Adaptor ID Buffer
      2. 9.5.2 Local I2C Interface Overview
      3. 9.5.3 I2C Control Behavior
      4. 9.5.4 I2C Control and Status Registers
        1. 9.5.4.1 Bit Access Tag Conventions
        2. 9.5.4.2 CSR Bit Field Definitions
          1. 9.5.4.2.1 ID Registers
          2. 9.5.4.2.2 Misc Control
          3. 9.5.4.2.3 HDMI Control
          4. 9.5.4.2.4 Equalization Control Register
          5. 9.5.4.2.5 EyeScan Control Register
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Use Case of SNx5DP149
      2. 10.1.2 DDC Pullup Resistors
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curves
    3. 10.3 System Example
      1. 10.3.1 Compliance Testing
  11. 11Power Supply Recommendations
    1. 11.1 Power Management
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
    3. 12.3 Thermal Considerations
  13. 13器件和文档支持
    1. 13.1 相关链接
    2. 13.2 文档支持
      1. 13.2.1 相关文档
    3. 13.3 接收文档更新通知
    4. 13.4 社区资源
    5. 13.5 商标
    6. 13.6 静电放电警告
    7. 13.7 Glossary
  14. 14机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

8 Parameter Measurement Information

SN65DP149 SN75DP149 tim_TMDS_main_SLLSEJ2.gif Figure 4. TMDS Main Link Test Circuit
SN65DP149 SN75DP149 tim_IO_SLLSEJ2.gif Figure 5. Input and Output Timing Measurements
SN65DP149 SN75DP149 tim_HDMI_DVI_sink_SLLSEJ2.gif Figure 6. HDMI and DVI Sink TMDS Output Skew Measurements
SN65DP149 SN75DP149 tim_TMDS_main_mode_SLLSEJ2.gif Figure 7. TMDS Main Link Common Mode Measurements
SN65DP149 SN75DP149 sllsej2_figure7.gif Figure 8. Output Differential Waveform 0 dB De-Emphasis
SN65DP149 SN75DP149 PRE_SEL_L_sllsej2.gif Figure 9. PRE_SEL = L for –2-dB De-Emphasis
SN65DP149 SN75DP149 alt_TMDS_output_SLLSEJ2.gif
1. The FR4 trace between TTP1 and TTP2 is designed to emulate 1-8” of FR4, AC coupling cap, connector and another 1-2” of FR4. Trace width – 4 mils. 100-Ω differential impedance.
2. All jitter is measured at a BER of 10-9.
3. Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP1.
4. AVCC = 3.3-V
5. RT = 50-Ω
6. The input signal from parallel bit error rate tester (BERT) does not have any pre-emphasis. Refer to Recommended Operating Conditions.
Figure 10. TMDS Output Jitter Measurement
SN65DP149 SN75DP149 gr_input_eyemask_SLLSEJ2.gif
TMDS data eye mask at connector for clock frequency over 165 MHz.
Figure 11. Input Eye Mask at TTP2
SN65DP149 SN75DP149 cir_HPD_test_SLLSEJ2.gif Figure 12. HPD Test Circuit
SN65DP149 SN75DP149 tim_HPD_1_SLLSEJ2.gif Figure 13. HPD Timing Diagram Number 1
SN65DP149 SN75DP149 tim_HPD_logic_to_SLLSEJ2.gif Figure 14. HPD Logic Disconnect Timeout
SN65DP149 SN75DP149 tim_start_stop_cond_SLLSEJ2.gif Figure 15. Start and Stop Condition Timing
SN65DP149 SN75DP149 tim_SCL_SDA_SLLSEJ2.gif Figure 16. SCL and SDA Timing
SN65DP149 SN75DP149 tim_DDC_source2sink_SLLSEJ2.gif Figure 17. DDC Propagation Delay – Source to Sink
SN65DP149 SN75DP149 tim_DDC_sink2source_SLLSEJ2.gif Figure 18. DDC Propagation Delay – Sink to Source