ZHCSA85F August 2012 – February 2019 DLPC410
The digital interface from the DLPC410 to the DMD are LVDS signals that run at clock rates up to 400 MHz. DDR Data is clocked into the DMD on both the rising and falling edge of the clock, so the data rate is 800 MHz. The LVDS signals should have 100-Ω differential impedance. The differential signals should be matched but kept as short as possible. Parallel termination at the LVDS receiver is in the DMD; therefore, on board termination is not necessary.