## Using DMA with High Performance Peripherals to Maximize System Performance

John Mangino WW TMS470 Catalog Applications

## DMA and High Performance Peripherals Doubles available ARM7 CPU Processing

- DMA Overview
- High Performance peripherals
- Comparison of DMA an Non DMA transfers
- Bench Mark Results
- Conclusions

© 2007 Texas Instruments Incorporated, Slide 2

Technology for Innovators"

APTEXAS INSTRUMENTS


## DMA – Direct memory Access Overview

- Direct Memory Access (DMA) transfers data between memory and peripheral locations
- The data transfers take place in parallel with CPU activity, maximizing system performance
- Data can be transferred concurrently with CPU transactions as long as there is no resource conflict (such as may occur when both the CPU and DMA controller attempt to access the same bus)
- Data transfers are not interrupt driven, the system performance is maximized

© 2007 Texas Instruments Incorporated, Slide 3

Technology for Innovators

🐳 Texas Instruments




## DMA Usage

- Transfer data between memory locations
- Transfer data between memory and peripherals
- Transfer data between peripherals


© 2007 Texas Instruments Incorporated, Slide 5

Technology for Innovators<sup>™</sup>

🜵 Texas Instruments



Classic DMA transfers are between memory locations. The transfers are done with no CPU cycles except for the initialization of the DMA.




The TMS470 devices have DMA channel enables that connect the peripheral to the DMA. The enable line are the data ready for transfer to and from the peripheral. The DMA manages up to 16 channels, and supports data transfer for both on-chip and off-chip memories and peripherals. The DMA controller


is connected to both the CPU and peripheral buses, enabling these data transfers to occur in parallel with CPU activity and thus maximizing overall system performance. Each channel has two control packets attached to it, allowing the DMA to continuously load RAM and generate periodic interrupts so that the data can be read by the CPU. The control packets allow for the interrupt enable, and the channels determine the priority level of the interrupt.

DMA transfers occur in one of two modes:

- · Non-request mode (used when transferring from memory to memory)
- · Request mode (used when transferring from memory to peripheral)



This diagram show the DMA between memory and the SPI peripheral. This setup enable SPI transfers with the need for CPU interrupts.




The MultiBuffer ADC is fast, has lots of channels, and the multibuffered feature off loads the CPU


The High End Timer is a powerful RISC coprocessor providing significant additional system performance and flexibility

The High End Can Controller provides high level messaging without additional CPU overhead.


The Direct Memory Access (DMA) controller transfers data between address ranges in the memory map without intervention by the CPU, maximizing system performance. When coupled with the other peripherals the DMA can significantly off load the CPU.




This slide shows very clearly the difference between Compatibility and Buffered Mode. In Compatibility mode, when each group has a particular channel selected, that channel's results are placed in the corresponding Digital Result Register. In Buffered mode each Group's conversions are placed in the corresponding buffer in the order in which they were received.




This example show the DMA transferring data between the ADC and the SPI. The ADC is set up in an auto convert mode and the data is transferred to the SPI for transmission to an external device. The following slide will compare the use of DMA verses a non DMA implementation.







The bench mark comparing the use of DMA verses a interrupt driven code is incredible. The ADC is converting data at 3.9 microseconds or 256,000 samples per second. Interrupt driven code to transfer the data to the SPI takes over 50% of the CPU cycles verses only 200 CPU cycles per second, or 0.00033%.




The test set up uses a IO toggle that compares the period of the toggling IO pin between DMA and the non DMA method.




With a CPU clock of 60 MHz the IO toggles with a period of 454.4 micro seconds with no interrupts for data transfer. When the interrupts are enabled the IO toggle period is lengthened to 947.6 microseconds. This shows the need CPU cycle to service the interrupts verses no data transfers.




This the simple toggle IO routine.




This is the interrupt handler routine.




This is the interrupt service routine to handle the data transfer between the ADC and the SPI. It is controlled by the ADC data conversion done signal.




With a CPU clock of 60 MHz the IO toggles with a period of 454.4 micro seconds with no interrupts or DMA for data transfer. When the DMA is enabled the IO toggle appears the same on the oscilloscope. After 65,535 DMA transfers the DMA interrupts the CPU to re initialize the DMA for another 65,535 transfers. It takes about 41 CPU cycles to service the interrupt. This occurs about 4 times per second, thus less than 200 CPU cycles per second for the DMA servicing. This shows very little CPU cycles to service the interrupts verses no data transfers.



This is the interrupt handler routine.



This is the interrupt service routine to handle the DMA re initialization. It is controlled by the DMA transfer complete signal.



With DMA and other high performance peripherals, the processing power of the CPU can be doubled or more.

