**Description**

The TIDA-01016 is a clocking solution for high dynamic range high-speed ADCs. RF input signals are directly captured using the RF sampling approach by high-speed ADCs. The ADC32RF45 is a dual-channel, 14-bit, 3-GSPS RF sampling ADC. The 3-dB input bandwidth is 3.2 GHz, and it captures signals up to 4 GHz. This TI Design showcases the clocking solution using the LMX2582 to achieve the best SNR performance of the ADC32RF45 at higher input frequencies used in microwave backhaul applications.

**Features**

- 3-GSPS RF Sampling ADC Clocking Solution
- 4-GHz High-Frequency Input Signal Capture Capability
- Low-Noise, High Dynamic Range RF Sampling Receiver Solution
- Low-Phase Noise Clocking Solution for RF Sampling ADC

**Applications**

- Wireless Communication Test Equipment
- Vector Signal Analyzer
- RADAR
- Microwave Backhaul
- Software Defined Radio (SDR)

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.
1 System Overview

1.1 System Description

This reference design implements the clocking solution for RF sampling receiver capable of capturing signals up to 4 GHz that can be used in microwave backhaul applications. This TI Design focuses on the LMX2582 RF synthesizer as an input clock source for the ADC32RF45 to achieve optimum signal chain SNR performance. A low-jitter clocking solution is required in high dynamic range ADC to achieve better SNR performance at high input frequencies. The LMX2582 can generate clocks up to 5.5 GHz with low jitter.

In this solution, the LMX2582 generates the DEVCLK (sampling clock) for the ADC32RF45. The LMK04828 generates the reference clock for the LMX2582. The LMK04828 also generates the SYSREF and other clocks required for a JESD204B interface between the ADC32RF45 and FPGA.

Wireless communication test equipment and microwave backhaul equipment requires a high dynamic range and wide receiver bandwidth for 3G and later standards. The ADC32RF45 ADC is well suited for these requirements. The clocking solution described in this TI Design provides an optimum solution for clocking the ADC32RF45 to achieve both high dynamic range and wide receiver bandwidth for these applications.

Software Defined Radio (SDR) technology needs high dynamic range, highly re-configurable receiver bandwidth and input frequency range. This TI Design can meet many of the requirements of the high performance SDRs in terms of dynamic range and re-configurability.

Furthermore, RADAR systems require high dynamic range, wide receiver bandwidth, and low latency. The signal chain solution based on the ADC32RF45, LMK04828, and LMX2582 helps to achieve optimum performance for radar applications.

1.2 Key System Specifications

The objective of the TI Design is to achieve optimum signal chain performance (SNR) and to provide a clocking solution for the same. The system level specifications outlined in Table 1 are only for the signal chain from clocking solution perspective. System level SNR is specified after considering the impact of the baluns and other elements in the ADC32RF45EVM. Table 1 shows key system level specifications.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATION</th>
<th>CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal-to-noise ratio (SNR in dBFS)</td>
<td>61.1</td>
<td>at 100-MHz input signal</td>
</tr>
<tr>
<td></td>
<td>60.0</td>
<td>at 900-MHz input signal</td>
</tr>
<tr>
<td></td>
<td>57.1</td>
<td>at 1780-MHz input signal</td>
</tr>
<tr>
<td></td>
<td>56.4</td>
<td>at 2100-MHz input signal</td>
</tr>
<tr>
<td></td>
<td>52.4</td>
<td>at 2700-MHz input signal</td>
</tr>
<tr>
<td></td>
<td>51.7</td>
<td>at 3500-MHz input signal</td>
</tr>
<tr>
<td></td>
<td>51.0</td>
<td>at 3650-MHz input signal</td>
</tr>
</tbody>
</table>
1.3 Block Diagram

The block diagram of the clocking solution for the ADC32RF45 and data capture using the TSW14J56EVM are shown in Figure 1. Each channel of the ADC32RF45 contains baluns to convert the single-ended input signal to differential and is provided to ADC inputs.

![Block Diagram](image_url)

Figure 1. Block Diagram of ADC32RF45EVM and TSW14J56EVM Test Setup

1.4 Highlighted Products

1.4.1 ADC32RF45

The ADC32RF45 is a dual-channel, 14-bit, 3-GSPS ADC with built-in decimation. It has a 3-dB input bandwidth of 3.2 GHz and is usable up to 4 GHz. The ADC32RF45 employs two DDCs per channel. Each DDC incorporates decimation from 8 to 32 and an independent 16-bit NCO to support multi-band applications. The ADC32RF45 supports the JESD204B serial interface with data rates up to 12.0 Gbps using up to four lanes per ADC. The device input is buffered with an on-chip 50-Ω differential termination.

In this solution, the large receive bandwidth and high dynamic range of the ADC32F45 helps to achieve required system performance up to 3.65 GHz.

1.4.2 LMX2582

The LMX2582 is a wideband RF synthesizer with a range from 20 to 5500 MHz. It has extremely low phase noise performance, which is critical for RF sampling ADCs. The phase noise at a 3-GHz output at 1-MHz offset is –140 dBc/Hz. This performance rivals that of bench test equipment. The LMX2582 receives its reference frequency of 122.88 MHz from the LMK04828. The LMX2582 is programmed to 2949.12 MHz and its output feeds the ADC32RF45 clock input.

1.4.3 LMK04828

The LMK04828 is a dual-PLL jitter cleaner and clock generator. An onboard 122.88-MHz VCXO provides the reference frequency. This can be locked to an external 10-MHz reference if desired. The LMK04828 supplies the JESD204B SYSREF clocks to the ADC and FPGA and passes the 122.88-MHz reference signal to the LMX2582 for its reference.
2 Getting Started Hardware and Software

2.1 Hardware Configuration

2.1.1 ADC32RF45EVM Setup

Figure 2 shows the block diagram for the setup of the ADC32RF45EVM. Follow the ADC32RF45EVM user’s guide (SLAU620) for the ADC32RF45EVM hardware setup procedure. The ADC32RF45EVM has both internal as well as external options for the clock to the ADC. Selecting the DEV_CLK will be set using a switch JP3. In external clock mode, connect a signal generator set for 2.94912 GHz to the external clock input J5 and to LMK04828 reference clock input J7 using a splitter (to synchronize the same time base to both clocks).

An internal clock can be generated by the LMX2582 or LMK04828, and these devices use an onboard VCXO as reference signal. In this design, the LMX2582 provides DEV_CLK to the ADC in the internal clock configuration and the LMK04828 provides SYSREF to the ADC along with FPGA clocks for a high-speed serial interface.

Internal clock frequency will be filtered when the LMX2582 generates clock at RFoutB (J16) and is given to a BPF. This filtered output is provided to the external clock input J5, and JP3 is set to external mode.

The onboard baluns T1 and T2 support up to a 3-GHz input frequency range. The input frequency range is enhanced up to 4 GHz by replacing T1 and T2 with TC1-1-43+.

2.1.2 TSW14J56EVM Setup

Follow the procedure in the TSW14J56EVM user’s guide (SLWU086) to set up the TSW14J56EVM hardware.
2.2 Software Configuration

2.2.1 ADC32RF45 Programming

The ADC32RF45EVM is put into bypass mode to use the full Nyquist zone of the device. The device is setup using a five-sample mode with a JESD lane configuration corresponding to 82820. Follow the ADC32RF45EVM user’s guide (SLAU620) to load the configuration file “ADC32RF4x_12bit_LMFS_82820” once the clock signal is established.

Figure 3. ADC32RF45 Programming Tab
2.2.2 LMK04828 Programming

The LMK04828 is programmed to generate the low-frequency SYSREF signal to the ADC32RF45 for JESD204B SERDES interface and FPGA clocks.

Figure 4. LMK04828 Programming Tab
2.2.3 LMX2582 Programming

The LMX2582 programming tab is shown in Figure 5. The LMX2582 is programmed to 2949.12 MHz. The VCXO reference frequency is 122.88 MHz, which is passed through from the LMK04828. The EVM has a hardware jumper to set the RF switch to the internal clock, which properly routes the LMX2582 output to the ADC clock input. Ensure that the clock signal is present before programming registers of the ADC.

![Figure 5. LMX2582 Programming Tab](image)

2.2.4 HSDC Pro Setup

The HSDC Pro software interfaces with the TSW14J56 to capture and analyze the digital data from the ADC32RF45. Follow the TSW14J56EVM user’s guide (SLWU086) for HSDC pro setup and to capture and analyze the data.
3 Testing and Results

3.1 Test Setup

SNR measurement was performed at various configurations with and without filters at the analog input as well as the clock input to the ADC32RF45. Measured results are tabulated in Section 3.2. The ADC32RF45EVM connects to the TSW14J56 EVM capture card, which is interfaced by the HSDC Pro software to capture and analyze the data.

A low-noise signal generator generates the required single-tone signal. A band-pass filter suppresses the signal-generator harmonics in the input signal as well as clock signal. T1 and T2 baluns are replaced with TC1-1-43+ to enhance the input frequency range up to 4 GHz.

3.1.1 External Clock Signal to ADC

Figure 6. Test Setup for External Clock Signal
3.1.2 External Clock Signal With BPF to ADC

![Diagram of External Clock Signal With BPF to ADC]

Figure 7. Test Setup for External Clock Signal With BPF

3.1.3 Internal Clock (LMX2582) Signal to ADC

![Diagram of Internal Clock Signal to ADC]

Figure 8. Test Setup for Internal Clock Signal
3.1.4 Internal Clock (LMX2582) Signal With BPF to ADC

![Test Setup Diagram]

Figure 9. Test Setup for Internal Clock Signal With BPF

3.2 Results

Table 2 shows the measured SNR performance at various frequencies for a –2-dBFS differential input. The test results include enhanced input frequency to the ADC up to 3.65 GHz (for the microwave backhaul application).

<table>
<thead>
<tr>
<th>INPUT FREQ (MHz)</th>
<th>EXPECTED SYSTEM LEVEL SNR (dBFS)</th>
<th>EXTERNAL CLOCK</th>
<th>INTERNAL CLOCK (LMX2582)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MEASURED SNR, BPF AT INPUT (dBFS)</td>
<td>MEASURED SNR, BPF AT INPUT AND CLK (dBFS)</td>
<td>MEASURED SNR, BPF AT INPUT (dBFS)</td>
</tr>
<tr>
<td>100</td>
<td>61.1</td>
<td>61.12</td>
<td>61.17</td>
</tr>
<tr>
<td>900</td>
<td>60.0</td>
<td>58.59</td>
<td>60.48</td>
</tr>
<tr>
<td>1780</td>
<td>57.1</td>
<td>54.48</td>
<td>58.37</td>
</tr>
<tr>
<td>2100</td>
<td>56.4</td>
<td>53.84</td>
<td>57.53</td>
</tr>
<tr>
<td>2700</td>
<td>52.4</td>
<td>50.61</td>
<td>53.22</td>
</tr>
<tr>
<td>3500</td>
<td>51.2</td>
<td>48.46</td>
<td>51.71</td>
</tr>
<tr>
<td>3650</td>
<td>51.0</td>
<td>48.19</td>
<td>51.60</td>
</tr>
</tbody>
</table>
Figure 10 shows the measured SNR performance with internal clock at various frequencies. SNR performance is improved using the BPF at clock signal.

The ADC32RF45 is a direct RF sampling ADC capable of supporting up to a 4-GHz input signal frequency with a receiver bandwidth greater than 1 GHz. In order to achieve the best signal chain performance, a low-noise clocking solution is required. In this TI Design, an external precision signal generator clock source is first used in order to establish baseline SNR performance and is then compared to the integrated onboard solution using the LMK04828 and LMX2582. In both cases, measured results are presented with and without a bandpass filter to demonstrate how it can be used to minimize out of band noise, increasing the signal chain SNR by more than 1.3 dB. Finally, the results demonstrate that the integrated solution using the LMX2582 matches the SNR performance using external high-precision signal generator clock source.
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-01016.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01016.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01016.

4.4 Altium Project
To download the Altium project files, see the design files at TIDA-01016.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01016.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01016.

5 Software Files
To download the software files, see the design files at TIDA-01016.

6 Related Documentation
2. Texas Instruments, TSW14J56 JESD204B High-Speed Data Capture and Pattern Generator Card, TSW14J56 User’s Guide (SLWU086)

6.1 Trademarks
All trademarks are the property of their respective owners.

7 About the Authors
AJEET PAL is a systems engineer at Texas Instruments where he is responsible for developing reference design solutions for the Test and Measurement sector. Ajeet has six years of experience in RF and wireless subsystem design for cellular and wireless systems. Ajeet earned his bachelor of engineering in electronics and communication engineering from the Institute of Technology & Management (ITM) University at Gwalior and his master of technology in RF and microwave engineering from the Indian Institute of Technology (IIT) Kharagpur, India.

SANKAR SADASIVAM is a technologist in the Industrial Systems Engineering sector at Texas Instruments where he is responsible for architecting and developing reference design solutions for the industrial systems with a focus on Test and Measurement. Sankar brings to this role his extensive experience in analog, RF, wireless, signal processing, high-speed digital, and power electronics. Sankar earned his master of science (MS) in electrical engineering from the Indian Institute of Technology, Madras.
## Revision A History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<table>
<thead>
<tr>
<th>Changes from Original (September 2016) to A Revision</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed title from <em>Reference Design for Clocking High Dynamic Range RF Sampling ADCs in Microwave Backhaul Application</em> to this title</td>
<td>1</td>
</tr>
<tr>
<td>• Changed from preview draft</td>
<td>1</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items. Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems.

Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated