_{设计指南}: TIDA-010047 功率密度为 22W/in³,峰值效率为 93.1% 且具有 Si MOSFET 的 100W USB-PD 3.0 交流/直流适配器参考设计

TEXAS INSTRUMENTS

说明

这一经过全面测试的参考设计是一款高效、高功率密度 的交流/直流适配器解决方案,具有宽输入电压范围 (100V 至 240V 交流),适用于笔记本电脑适配器和 智能手机充电器 应用。此设计包括基于 UCC28056 器 件的前端转换模式 (TM) 功率因数校正 (PFC) 电路,后 跟基于 UCC28780 器件、用于隔离式直流/直流转换的 有源钳位反激式转换器。

咨询我们的 E2E™ 专家

资源

TIDA-010047	设计文件夹
UCC28056	产品文件夹
UCC28780	产品文件夹
UCC27712	产品文件夹
ATL431	产品文件夹
UCC24612	产品文件夹
TPS62177	产品文件夹
TPS65987D	产品文件夹
LMC7111	产品文件夹
LP2981-N	产品文件夹
TPS7B4250-Q1	产品文件夹

TI E2E^f[™] Community


特性

- 成本相对较低的解决方案
- 基于双端 USB Type-C ®电缆的解决方案
- 相对较高的功率密度,具有有源钳位反激式拓扑
- 符合 DoE 第6级和 CoC 第2级标准
- 内置可靠的保护

应用

- 笔记本电脑电源适配器设计
- 移动壁式充电器设计
- 其他交流/直流适配器, PSU
- 工业交流/直流电源







该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

1.1 Key System Specifications

Notebook PCs and smartphones need adapters to charge their batteries. USB Power Delivery (PD) negotiation allows devices to create a contract to deliver the optimum power level for each application under the current battery conditions. This protocol expands USB to deliver up to 100 W (20 V, 5 A) of power. High efficiency and high power density are required for the adapter to save power and make the device easier to carry. A notebook adapter is an AC/DC converter. 🛛 1 shows a typical diagram of this converter. When the output power is higher than 75 W, a power factor correction (PFC) stage is required.

The global regulatory environment surrounding the legislation of external power supply efficiency and noload power draw has rapidly evolved in the last decade. The newer generation power supplies need to meet multiple norms such as the United States Department of Energy (DoE) Level VI standard.

This adapter reference design operates over a wide input voltage range from 100-V to 240-V AC and must be able to power different equipment with different voltage demands automatically. The circuit consists of a front-end transition mode (TM) power factor correction (PFC) circuit, followed by an active-clamp, flyback-based isolated DC/DC power stage. The design uses the UCC28056 controller for the PFC stage and the UCC28780 controller for the ACF stage to achieve a compact and robust control structure. Synchronous rectification based on the UCC24612 helps achieve higher efficiencies. Super junction MOSFETs are used in this design. When faults such as overcurrent, overpower, and overvoltage occur, the adapter reacts quickly to protect the terminal device.

This reference design is a high-efficiency, high power density, 100-W output power AC/DC adapter that achieves a peak efficiency of 93.1% and a 22-W/in³ power density. The input voltage ranges from 100 V to 240 VAC, and the output could be configured as 5-V, 5-A; 9-V, 5-A; 15-V, 5-A; and 20-V, 5-A outputs. When an overcurrent, short-circuit, or over-power event occurs, this adapter reference design can cut off the output and recovery automatically. With overvoltage, the adapter is latched to avoid further damage to the terminal devices. Also, this adapter meets low no-load power consumption, which is less than 140 mW.

This converter operates at a high switching frequency near 200 kHz, which helps decrease the size of the transformer and capacitors. This design is fully tested and validated for various parameters such as regulation, efficiency, output ripple, startup, and switching stresses. Overall, the design meets the key challenges of adapter power supplies to provide safe and reliable power with all protections built in, while delivering high performance with low power consumption

DADAMETED	Conditions		Specification	l lucit	
PARAMETER	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERIST	TICS	I	ľ		
Input voltage (V _{INAC})	-	100	230	240	VAC
Frequency (f _{LINE})	-	47	50	63	Hz
Brown-in voltage	-		82		V
Brown-out voltage	-		77		V
OUTPUT CHARACTER	ISTICS		1		
Output voltage	5-V sink attached	4.95	5	5.05	V
	9-V sink attached	8.91	9	9.09	V
	15-V sink attached	14.85	15	15.15	V

表 1.	Key S	vstem S	pecifications
------	-------	---------	---------------

2 功率密度为 22W/in³,峰值效率为 93.1% 且具有 Si MOSFET 的 100W USB-PD 3.0 交流/直流适配器参考设计



	O and little and		Specification		11
PARAMETER	Conditions	Min	Тур	Max	Unit
	20-V sink attached	19.8	20	20.2	V
Output voltage	5-V sink attached			5	A
	9-V sink attached			5	А
	15-V sink attached			5	А
	20-V sink attached			5	А
Load regulation	5-V sink attached		5%		V _{OUT}
	9-V sink attached		5%		V _{OUT}
	15-V sink attached		5%		V _{OUT}
	20-V sink attached		5%		V _{OUT}
Ripple and noise	5-V sink attached		150		mV
	9-V sink attached		200		mV
	15-V sink attached		200		mV
	20-V sink attached		200		mV
Maximum output power	For 20 V _{OUT}			100	W
SYSTEM CHARACTERIS	TICS				
Peak efficiency	115 VAC, 60 Hz		92		%
	230 VAC, 50 Hz		93.1		%
Operating ambient temperature				55	°C
Board form factor	Length × Breadth × Height	95	46	17	mm

表 1. Key System Specifications (continued)



2 System Overview

2.1 Block Diagram

I shows the high-level block diagram of the circuit. The circuit consists of a front-end transition mode (TM) power factor correction (PFC) circuit, followed by an active-clamp flyback-based isolated DC/DC power stage. The design uses the UCC28056 controller for the PFC stage and the UCC28780 controller for the ACF stage to achieve a compact and robust control structure. The synchronize rectifier controller UCC24612-1 controls the synchronize rectifier MOSFET for better efficiency performance. The output voltage could be configured as 5-V, 5-A; 9-V, 5-A; 15-V, 5-A; and 20-V, 5-A outputs. The design achieves a peak efficiency of 93.1% at high line input voltage with full load. The power density of the design has been increased to 22 W/in³, which is much higher than traditional solutions.




图 1. TIDA-010047 Block Diagram

2.2 Design Considerations

This adapter reference design consists of a front-end transition mode (TM) power factor correction (PFC) circuit, followed by an active-clamp flyback-based isolated DC/DC power stage to achieve high efficiency across universal input voltage condition. This design is fully-compatible USB PD 3.0, and the output voltage could be configured as 5-V, 9-V, 15-V and 20-V based on the end equipment. The high efficiency and high power density are the main focus of this design for targeted applications. More details on the component selection, design equations, and topology descriptions are given in the following section.

2.3 Highlighted Products

2.3.1 UCC28056

4

To implement the high performance, small form factor PFC design at 100-W power, the UCC28056 device is the preferred controller as it offers a series of benefits to address the next generation's need for low total harmonic distortion (THD) norms for desktop PC power supplies. The UCC28056 is a high-performance, 6-pin, fully-featured PFC controller that is small in size and offers excellent light load efficiency and standby power.

The UCC28056 simplifies the design of power supply systems requiring good power factor that must also be capable of meeting today's tough standards for efficiency and standby power. At full load, the UCC28056 operates the PFC power stage at maximum switching frequency in transition mode. At reduced load, the part transitions seamlessly into discontinuous conduction mode, automatically reducing switching frequency for maximum efficiency. At light load, DCM operation is combined with burst mode operation to further improve light load efficiency and standby power. The UCC28056 integrates all the features necessary to implement a high performance and robust PFC stage into a 6-pin package and requires a minimal number of external components to interface with the power stage. The UCC28056 maximizes the BOM savings by eliminating need of auxiliary winding.

Key specifications include:

- · Innovative DCM control law to prevent valley jumping
- Superior no-load and light-load efficiency
- Robust protection: fast response 2nd OVP on a dedicated pin
- Soft-start and soft recovery after OVP
- Input voltage brown out detection
- Eliminates need of auxiliary winding
- · Innovative DCM control law to prevent valley jumping
- Strong drive capability: -1.0 A and 0.8 A

2.3.2 UCC28780

The UCC28780 is a high-frequency active-clamp flyback controller that enables high-density AC/DC power supplies that comply with stringent global efficiency standards. Zero voltage switching (ZVS) is achieved over a wide operating range with an advanced auto-tuning technique, adaptive dead-time optimization, and variable switching frequency control law. Along with multimode control that changes the operation based on input and output conditions, the UCC28780 controller enables high efficiency without the risk of audible noise. The controller has a variable switching frequency of up to 1 MHz and accurate programmable operating performance points (OPP), which provides consistent thermal design power across a wide line range. This consistent power means passive components can be further reduced and enable high power density.

Key features for this device include:

- Configurable with external Si or GaN FETs
- · Adaptive burst control for light-load efficiency with low output ripple and no audible noise
- · Secondary-side regulation allows for dynamically scalable output voltage
- Internal soft start
- Brownout detection without direct line sensing
- · Fault protections: internal overtemperature, output overvoltage, overcurrent, short circuit, and pin fault
- NTC resistor interface with external enable



2.3.3 UCC24612

The UCC24612 is a high-performance controller and driver for standard and logic-level N-channel MOSFET power devices used for low-voltage, secondary-side synchronous rectification. The combination of controller and MOSFET emulates a near-ideal diode rectifier. This solution not only directly reduces power dissipation of the rectifier, but also indirectly reduces primary-side losses as well due to compounding of efficiency gains. Using drain-to-source voltage sensing, the UCC24612 is ideal for ACF power supplies. This device is available in a 5-pin SOT-23-5 package.

Key features for this device include:

- Up to 1-MHz operating frequency
- VDS MOSFET sensing
- 4-A sink, 1-A source gate-drive capability
- Micro-power sleep current for 90+ designs
- Automatic light-load management
- · Synchronous wake-up from sleep and light-load modes
- · Adaptive minimum off time for better noise immunity
- 16-ns typical turnoff propagation delay
- 9.5-V gate drive clamp levels for minimum driving loss

2.3.4 UCC27712

The UCC27712 is a 620-V, high-side and low-side gate driver with 1.8-A source, 2.8-A sink current, targeted to drive power MOSFETs or IGBTs.

The device consists of one ground-referenced channel (LO) and one floating channel (HO), which is designed for operating with bootstrap or isolated power supplies. The device features fast propagation delays and excellent delay matching between both channels. On the UCC27712 device, each channel is controlled by its respective input pins, HI and LI.

2.3.5 LMC7111

The LMC7111 is a micropower CMOS operational amplifier available in the space-saving SOT-23 package. This makes the LMC7111 ideal for space and weight-critical designs. The wide common-mode input range makes it easy to design battery monitoring circuits which sense signals above the V+ supply. The main benefits of the tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, and portable computers. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.

Key features for this device include:

- Tiny 5-pin SOT-23 package saves space
- · Very wide common mode input range
- Specified at 2.7 V, 5 V, and 10 V
- Typical supply current 25 μA at 5 V
- 50 kHz gain-bandwidth at 5 V
- Output to within 20 mV of supply rail at 100-kΩ load
- Good capacitive load drive
- 功率密度为 22W/in³,峰值效率为 93.1% 且具有 Si MOSFET 的 100W USB-PD 3.0 交流/直流适配器参考设计



2.3.6 ATL431

The ATL431 is a low-cost three-terminal adjustable shunt regulator with specified thermal stability over applicable automotive, commercial, and industrial temperature ranges. The output voltage can be set to any value between V_{REF} (approximately 2.5 V) and 36 V with two external resistors. The regulator has a typical output impedance of 0.3 Ω . The operation current is as low as 100 μ A (minimum), keeping the power loss at a very low value.

2.3.7 TPS7B4250

The TPS7B4250-Q1 device is a monolithic, integrated low-dropout voltage tracker. The device is available in a SOT-23 package. The TPS7B4250-Q1 device is designed to supply off-board sensors in an automotive environment. The IC has integrated protection for overload, overtemperature, reverse polarity, and output short-circuit to the battery and ground.

A reference voltage applied at the adjust-input pin, ADJ, regulates supply voltages up to $V_{IN} = 45$ V with high accuracy and loads up to 50 mA.

By setting the adjust and enable input pin, ADJ/EN, to low, the TPS7B4250-Q1 device switches to standby mode which reduces the quiescent current to the minimum value.

Key features for this device include:

- -20-V to 45-V wide, maximum input voltage range
- Input voltage range 4.75 V to 28 V
- Output current, 50 mA
- Very-low output-tracking tolerance, 5 mV (max)
- 150-mV low dropout voltage when $I_{OUT} = 10 \text{ mA}$
- Combined reference and enable input
- 40-µA low quiescent current at light load
- Reverse polarity protection
- Overtemperature protection
- Output short-circuit proof to ground and supply
- Undervoltage lockout
- Short-circuit protection
- Overtemperature protection
- SOT-23 package

2.3.8 LP2981-N

The LP2981-N families of fixed-output, low-dropout regulators offer exceptional, cost-effective performance for both portable and non-portable applications. Available in fixed voltages of 2.8 V, 3 V, 3.3 V, and 5 V, the family has an output tolerance of 0.75% for the A-grade devices and is capable of delivering 100-mA continuous load current. Standard regulator features, such as overcurrent and overtemperature protection, are included.

The LP2981-N have features that make the regulators ideal candidates for a variety of portable applications:

Low dropout: A PNP pass element allows a typical dropout of 200 mV at 100-mA load current and 7



System Overview

mV at 1-mA load.

- Low quiescent current: The use of a vertical PNP process allows for quiescent currents that are considerably lower than those associated with traditional lateral PNP regulators.
- Shutdown: A shutdown feature is available, allowing the regulator to consume only 0.01 µA when the ON/OFF pin is pulled low.

Key features for this device include:

- Output tolerance of 0.75% (A grade) 1.25% (standard grade)
- Ultra-low dropout typically: 200 mV at full load of 100 mA, 7 mV at 1 mA
- Low I_Q: 600 μA typical at full load of 100 mA
- Shutdown current: 0.01 µA typical
- · Fast transient response to line and load
- Overcurrent and thermal protection
- High peak current capability
- Low Z_{OUT} over a wide frequency range
- -40°C to 125°C temperature range
- SOT-23 package

2.3.9 TPS62177

The TPS62177 is a high efficiency synchronous step down DC/DC converter, based on the DCS-Control[™] topology.

With a wide operating input voltage range of 4.75 V to 28 V, the device is ideally suited for systems powered from multi-cell Li-Ion as well as 12 V and even higher intermediate supply rails, providing up to 500-mA output current.

The TPS62177 automatically enters power save mode at light loads, to maintain high efficiency across the whole load range. As well, it features a sleep mode to supply applications with advanced power save modes like ultra-low power micro controllers. The power good output may be used for power sequencing, or power on reset, or both.

The device features a typical quiescent current of 22 μ A in normal mode and 4.8 μ A in sleep mode. In sleep mode, the efficiency at very low load currents can be increased by as much as 20%. In shutdown mode, the shutdown current is less than 2 μ A and the output is actively discharged.

Key features for this device include:

- DCS-Control[™] topology
- Input voltage range 4.75 V to 28 V
- Quiescent current typically 4.8 µA (sleep mode)
- 100% duty cycle mode
- Active output discharge
- Power Good output
- Output current of 500 mA
- Output voltage range 1 VDC to 6 V

- Switching frequency of typically 1 MHz
- Seamless Power Save Mode transition
- Undervoltage lockout
- Short-circuit protection
- Overtemperature protection
- Available in 2-mm × 3-mm 10-pin WSON package

2.3.10 TPS65987

The TPS65987D is a stand-alone USB Type-C and Power Delivery (PD) controller providing cable plug and orientation detection for a single USB Type-C connector. Upon cable detection, the TPS65987D communicates on the CC wire using the USB PD protocol. When cable detection and USB PD negotiation are complete, the TPS65987D enables the appropriate power path and configures alternate mode settings for external multiplexers. The TPS65987D is fully configurable to fit in many different applications. In this design, the TPS65987D is included to highlight the support of a Texas Instruments Power Duo mode. Power Duo mode allows for the TPS65987D to close both of its power paths in parallel when operating as either a source or a sink. When this mode has been enabled, the effective R_{DS(on)} of the TPS65987D is decreased by a factor of 2. Additionally, the current-carrying capability is doubled.

The TPS65987D device is the heart of this design and is used to control the LM3489 output voltage, the V_{BUS} negotiation, V_{BUS} voltage selection, *PD Alternate Mode* negotiation, and V_{BUS} overcurrent protection.

2.4 System Design Theory

This reference design provides universal AC mains powered by 100-W output at 20 V and 5 A. The UCC28056 controls a PFC boost front end, while the UCC28780 active-clamp flyback converts the PFC output to an isolated 20 V and 5 A. The peak system efficiency is 93.1% with a 230-VAC input at full load. In addition, several protections are embedded into this design which includes input undervoltage protection and output short-circuit protection.

Low EMI, high efficiency, high power factor and reliable power supply are the main focus of this design for targeted applications.

2.4.1 PFC Regulator Stage Design

Power factor correction (PFC) circuit shapes the input current of the power supply to maximize the real power available from the mains. In addition, it is important to have the PFC circuit comply with low total harmonic distortion (THD) regulatory requirements such as IEC61000-3-2. Currently, two modes of operation have been widely utilized for PFC implementations. For higher power circuits (> 300 W), the topology of choice is the boost converter operating in continuous conduction mode (CCM) and with average current mode control. For lower power applications (< 250 W), typically the transition mode (TM) or critical conduction mode (CrCM) boost topology is used.

For low power levels such as 100 W, TI recommends using the TM operation as it offers inherent zerocurrent switching of the boost diodes with no reverse-recovery losses, which permits the use of less expensive diodes without sacrificing efficiency. In addition, variable frequency operation results in distributed EMI spectrum and low emissions.

The design process and component selection for this design are illustrated in the following sections.



2.4.1.1 Circuit Component Design - Design Goal Parameters

 $\frac{1}{8}$ 2 lists the design goal parameters for a PFC converter design. These parameters are used in further calculations for selection of components.

PARAMETER	CONDITIONS		SPECIFICATION		
	CONDITIONS	MIN	ТҮР	MAX	UNITS
INPUT CHARACTERISTIC	CS			1	
Input Voltage (V _{INAC})		100	230	240	VAC
Frequency (_{fLINE})		47	50	63	Hz
Brown-in voltage			82		V
Brown-out voltage			77		V
OUTPUT CHARACTERIS	TICS	·		*	
Output voltage			390		V
Maximum output power				100	W
Efficiency			97.5		%
Minimum switching frequency		45			kHz
Line regulation			1		%
Load regulation			1		%

表 2. Design Goal Parameters for PFC Converter

2.4.1.2 Input Current Calculations and Fuse Selection

The input fuse and bridge rectifier are selected based upon the input current calculations. The boost voltage is designed to regulate at 390-VDC for an input AC voltage range of 85- to 265-VAC operation. The boost PFC converter is designed for output power of 110 W, considering the downstream DC/DC converter operating at more than 96% efficiency.

Determine PIN, the maximum input power averaged over the AC line period using 公式 1.

$$P_{\rm IN} = \frac{P_{\rm DCBUS}}{\pi_{\rm PFC}} = \frac{110}{0.975} = 112.8 \text{ W}$$
(1)

Determine the maximum average output current using $\Delta \pm 2$.

$$I_{\text{DCBUS}(\text{max})} = \frac{P_{\text{DCBUS}}}{V_{\text{DCBUS}(\text{min})}} = \frac{110 \text{ W}}{390 \text{ VDC}} = 0.282 \text{ A}$$
(2)

Determine the maximum RMS input current using 公式 3.

$$I_{\text{IN}_{\text{RMS}(\text{max})}} = \frac{P_{\text{DCBUS}}}{\pi_{\text{PFC}} \times V_{\text{IN}(\text{min})} \times \text{PF}} = \frac{110 \text{ W}}{0.975 \times 85 \text{ VAC} \times 0.99} 1.34 \text{ A}$$
(3)

Determine the maximum input current ($I_{IN(max)}$), and the maximum average input current, ($I_{IN_AVG(max)}$) based on the calculated RMS value, assuming the waveform is sinusoidal using $\Delta \pm 4$ and $\Delta \pm 5$, respectively.

版权 © 2019, Texas Instruments Incorporated

$$I_{\rm IN(max)} = \sqrt{2} \times I_{\rm IN_{RMS(max)}} = \sqrt{2} \times 1.34 = 1.895 \text{ A}$$
⁽⁴⁾

$$I_{\text{IN}_{AVG}(\text{max})} = \frac{2}{\pi} \times I_{\text{RMS}(\text{max})} = \frac{2}{\pi} \times 1.895 = 1.1 \text{ A}$$
(5)



2.4.1.3 Boost Inductor Design

For detailed derivation of equations, see the *Detailed Design Procedure* section of the *UCC28056 6-pin single-phase transition-mode PFC controller data sheet*. Only the final equations are used to calculate the following values. The boost inductance value required to ensure that maximum load can be delivered from

$$I_{PFCO} = \frac{V_{LinRMSMin}^2}{110\% \times P_{LdMax}} \times \frac{T_{ONMAX0}}{2} = 382 \,\mu\text{H}$$
(6)

Considering the inductor manufacture tolerance, L_{PFC} = 340 μF

Maximum current in the power components will flow while delivering maximum load when supplied from minimum line voltage. In this condition, the UCC28056 always operates in transition mode (CRM).

Maximum boost inductor RMS current occurs at minimum line voltage and maximum input power.

$$I_{LPFCRMSMax} = \frac{2}{\sqrt{3}} \times \frac{110\% \times P_{LdMax}}{V_{LinRMSMin}} = 1.644 \text{ A}$$

minimum line voltage may be expressed using $\Delta \pm 6$.

Based on the inductor requirements in $\Delta \pm$ 7, a custom magnetic is designed: 340-µH and 5.4-A saturation current.

2.4.1.4 Boost Switch Selection

For detailed derivation of equations, see the *Detailed Design Procedure* section of the *UCC28056 6-pin single-phase transition-mode PFC controller data sheet.* Only the final equations are used to calculate the following values.

Maximum RMS current in the switch occurs at maximum load and minimum line voltage.

$$I_{\text{MosRMSMax}} = \frac{110\% \times P_{\text{LdMax}}}{V_{\text{LinRMSMin}}} \times \sqrt{\frac{4}{3}} - \frac{32 \times \sqrt{2} \times V_{\text{I}\eta \text{RMSMin}}}{9 \times \pi \times V_{\text{OUT}}} = 1.412 \text{ A}$$
(8)

MOSFET selection for the Boost switch can now be done under the following conditions:

- The voltage rating must be greater than the maximum output voltage. Under transient or line surge testing, the output voltage may rise well above its normal regulation level. For this design example, a MOSFET voltage rating of 600 V is chosen to support a regulated output voltage of 390 V.
- Based on an acceptable level of conduction loss in the MOSFET, the R_{DS(on)} value required can be calculated from the maximum RMS current. For this example, design an SiHH120N60E MOSFET, from Vishay was selected with R_{DS(on)} at 25°C = 0.12 Ω.
- For best efficiency, use a MOSFET that incorporates a fast body diode. Operating with discontinuous inductor current (DCM) from a low input voltage will incur additional switching power loss if a MOSFET with slow body diode is used.

2.4.1.5 Boost Diode Selection

For detailed derivation of equations, see the *Detailed Design Procedure* section of the *UCC28056 6-pin single-phase transition-mode PFC controller data sheet*. Only the final equations are used to calculate the following values.

The maximum RMS current in the Boost diode occurs at maximum load and minimum line.

$$I_{\text{DioRMSMax}} = \frac{4}{3} \times \frac{110\% \times P_{\text{LdMax}}}{V_{\text{LinRMSMin}}} \times \sqrt{\frac{2 \times \sqrt{2} \times V_{\text{LinRMS}}}{\pi \times V_{\text{OUT}}}} = 0.841 \text{ A}$$

(9)



System Overview

(10)

Conduction power loss in the Boost diode is primarily a function of the average output current.

$$I_{DioAVGMax} = \frac{P_{LdMax}}{V_{OUT}} = 0.282 \text{ A}$$

Boost diode selection can now be made under the following conditions:

- The Boost diode requires the same voltage rating as the Boost MOSFET switch.
- The Boost diode must have average and RMS current ratings that are higher than the previous numbers calculated.
- Diodes are available with a range of different speed and recovery charge. Fast diodes, with low
 reverse recovery charge, typically have higher forward voltage drop. Fast diodes will therefore have
 higher conduction loss but lower switching loss. Slow diodes, with high reverse recovery charge,
 typically have lower forward voltage drop. Slow diodes will therefore have lower conduction loss but
 higher switching loss. Maximum efficiency is achieved when the diode speed rating matches the
 application.

For this design, the MURS360 diode from Onsemi was selected. This diode has a voltage rating of 600 V and an average current rating of 4 A. This design has a forward-voltage drop of around 0.85 V giving a conduction loss in the Boost diode of less than 0.24 W.

2.4.1.6 Output Capacitor Selection

The hold-up time is the main requirement in determining the output capacitance. ESR and the maximum RMS ripple current rating are also important, especially at higher power levels.

$$C_{OUT(min)} \ge \frac{2 \times P_{DCBUS} \times t_{holdup}}{\left(V_{DCBUS}^{2} - V_{holdup}^{2}\right)}$$
(11)

The system needs to have 10 ms back-up for 80% of load (80 W).

The hold-up voltage is considered as 127 V for continuous operation of downstream DC/DC converter.

$$V_{\text{holdup}} = 127 \text{ V}$$

$$C_{\text{OUT}(\text{min})} \ge \frac{2 \times 80 \text{ W} \times 10 \text{ ms}}{(390^2 - 127^2)} = 29.4 \,\mu\text{F}$$
(12)

The actual value used in the design is a $68-\mu$ F, 20%, 450-V capacitor.

2.4.1.7 Output Voltage Set Point

Select the divider ratio of R_{FBtop} and $R_{FBbottom}$ to set the V_{REF} voltage to 2.5 V at the desired output voltage. The current through the divider is reduced to the minimum to keep the no-load power loss as small as possible. Consider the pullup resistor R_{FBtop} to be 10.052 M Ω .

Using the internal 2.5-V reference, V_{REF} , the bottom divider resistor, $R_{FBbottom}$, is selected to meet the output voltage design goals.

$$R_{FBbottom} = \frac{V_{REF} \times R_{FBtop}}{V_{OUT} - V_{REF}}$$
(13)
$$R_{FB2} = \frac{2.5 \times 10.052 \text{ M}\Omega}{390 - 2.5} = 64.9 \text{ k}\Omega$$
(14)

A standard value 64.9-k Ω resistor for R_{FB2} results in a nominal output voltage set point of 390 V.

版权 © 2019, Texas Instruments Incorporated



A small capacitor on the VOSNS pin must be added to filter out noise. Limit the value of the filter capacitor such that the RC time constant is limited to approximately 100 μ s so as not to significantly reduce the control response time to output voltage deviations.

$$C_{\text{VOSNS}} = \frac{150 \text{ u}}{\text{R}_{\text{FBbottom}}} = 2313 \text{ pH}$$
(15)

The closest standard value of 2200 pF was used on the VOSNS pin.

2.4.2 ACF Converter Stage Design

ACF is a two-switch topology that achieves soft switching and recovers leakage inductance energy. Compared with traditional ACF in continuous conduction mode (CCM), ACF in critical conduction mode (CrCM) uses the magnetizing inductance instead of leakage inductance to store ZVS energy. As magnetizing inductance is much larger than leakage inductance, only a small amount of negative magnetizing current is required to achieve full ZVS soft switching. By controlling the amount of negative magnetizing current, ZVS can easily be achieved from zero to full load. With proper design, the output rectifier achieves zero current switching (ZCS) during turnoff. All of these features make ACF successful at high power density and efficiency adapter applications. 表 3 details the ACF converter design goal parameters.

PARAMETER	CONDITIONS	SPECIFICATION			UNITS
	CONDITIONS	MIN	TYP	MAX	
INPUT CHARACTERISTICS	"				
Input Voltage	V _{INDC}	127	-	400	V
Line frequency		47	50	63	Hz
OUTPUT CHARACTERISTICS	5		1	•	
Output Voltage		5		20	V
Maximum Output Power				100	W
Efficiency	20 V_{OUT} at 230 V_{AC}		93.1		%
Line regulation		-	1	-	%
Load regulation		-	5	-	%

表 3. Design Goal Parameters for ACF Converter

2.4.2.1 Transformer Turns Ratio Calculation

The transformer that turns ratio is determined by the voltage rating of the Primary high-side and low-side MOSFET and synchronous rectification MOSFET. The voltage stress of the IPL60R285P7 is 650 V and the SR MOSFET is a 150-V Si device. Therefore, the maximum and minimum turns ratio can be calculated separately using 公式 16 and 公式 17, respectively.

$$N_{PS_max} = \frac{(1 - K_{dera}) \times V_{DS_GaN} - V_{BULK_max}}{V_{OUT_max}} = 6$$

where

- K_{dera} is the GaN voltage derating
- V_{DS GaN} is the maximum GaN drain-to-source voltage rating
- V_{BULK_max} is the maximum bulk voltage
- V_{OUT max} is the maximum output voltage

$$N_{PS_min} = \frac{V_{BULK_max}}{(1 - K_{dera}) \times V_{DS_SR} - V_{OUT_max} - V_{Spike}} = 4.7$$

ZHCU650-March 2019

(16)



(17)

where

- V_{DS_SR} is the SR MOSFET drain-to-source voltage rating
- V_{spike} is the spike voltage on SR MOSFET

A larger turns ratio means a larger main switch duty cycle and smaller secondary RMS current. In this reference design, the turns ratio is designed as 5.4 to maintain the minimum secondary RMS current, which does better to the efficiency and thermal.

2.4.2.2 Primary Magnetic Inductance Calculation

After NPS is chosen, the primary magnetic inductance (Lm) can be determined based on the minimum switching frequency (f_{SW_min}) at the minimum bulk voltage (V_{BULK_min}), maximum duty cycle (D_{max}), and maximum output power (P_{OUT_max}). When selecting the minimum switching, consider the impact on full-load efficiency and EMI filter design.

Calculate the maximum duty cycle and primary inductance using 公式 18 and 公式 19.

$$D_{max} = \frac{N_{PS} \times V_{OUT} \max}{V_{BULK} \min - N_{PS} \times V_{OUT} \max} = 0.44$$


$$L_{m} = \frac{D_{max}^{2} \times V_{BULK} \min^{2} \times \eta}{2 \times f_{SW} \min \times P_{OUT} \max}$$
(18)
(19)

Finally, a custom magnetic is designed: 110-µH and 7.4-A saturation current.

2.4.2.3 Auxiliary-to-Secondary Turns Ratio Design

The UCC28780 and both MOSFETs devices are all powered by auxiliary winding at run mode. Two windings are designed to make sure that V_{DD} will not be lower than the turnoff voltage and to minimize the power consumption. 🛛 2 shows the auxiliary power diagram.





The N_{a1} winding is designed to power the devices at 5-V and 9-V outputs. Considering the voltage derating at a light load, there should be enough margin on $V_{DD_{min}}$. Then at a 9-V output, the V_{DD} is equal to the TVS diode voltage of 16 V. N_{a1} must stay a small value to decrease the power consumption on the transistor.

The N_{a2} winding is designed to power the devices at 15-V and 20-V outputs. Calculate the auxiliary-to-secondary turns ratio using $\Delta \pm 20$ and $\Delta \pm 21$.

$$\frac{N_{a1_min}}{N_S} = \frac{1.5 \times V_{DD_min}}{5} = 3.3$$
(20)
$$\frac{N_{a2_min}}{N_S} = \frac{1.5 \times V_{DD_min}}{15} = 1.1$$
(21)



2.4.2.4 Clamp Capacitor Calculation

Consider the design trade-off between conduction loss reduction and turnoff switching loss of the highside switching device (QH). A higher clamp capacitor (C_{clamp}) results in less RMS current flowing through the transformer windings and switching devices; therefore, the conduction loss can be reduced. However, a higher C_{clamp} design results in QH turning off before the clamp current returns to zero. The condition of non-ZCS increases the turnoff switching loss of QH. Therefore, C_{clamp} needs to be fine-tuned based on the loss attribution. For best results, design the resonance between leakage inductance (L_k) and C_{clamp} to be completed by the time between resonant current is zero and QH is turned off. In this setup, the demagnetization time must be equal to around three quarters of the resonant period. Use 公式 22, 公式 23, and 公式 24 to design C_{clamp} for obtaining ZCS at a minimum bulk voltage, minimum output voltage, and full load. A low-ESR clamp capacitor is required to minimize the conduction loss.

$$C_{clamp_max} = \frac{1}{L_{k}} \times \left(\frac{L_{k} \times i_{m+}}{1.5\pi \times N_{PS}} \times V_{OUT_min}\right)^{2}$$
(22)

$$i_{m+} = \sqrt{\frac{2 \times 100T_{max}}{\eta \times L_m \times f_{SW_{min}}} + i_{m-}^2}$$
(23)

$$i_{m-} = \sqrt{\frac{-Sw}{L_m}} \times V_{\text{BULK}_min}$$
(24)

2.4.2.5 Bleed Resistor Calculation

A large bleed resistor (R_{Bleed}) is used to discharge clamp capacitor voltage to a residual voltage ($V_{residual}$) during the 1.44-s fault delay recovery time (t_{FDR}). After the converter recovers from the fault mode, the lower $V_{residual}$ reduces the maximum current flowing through QH and SR within their respective safe operating areas, even if the output voltage is shorted. The target $V_{residual}$ can be calculated based on the maximum pulse current of QH or the SR current reflected to the primary side, depending on which is lower.

$$R_{Bleed} = \frac{t_{FDR}}{C_{clamp} \times ln\left(\frac{N_{PS} \times V_{OUT}_{max}}{V_{residual}}\right)}$$
(25)

2.4.2.6 Output Capacitor Calculation

Output capacitance (C_{OUT}) is determined by evaluating several factors and choosing the largest of the results.

• The minimum output capacitor value must be enough to meet transient specification of output voltage due to a given load step until the voltage-control loop can respond to restore regulation.

where

- ΔI_{load} is maximum load-step magnitude for transient response
- ΔV_{trans_max} is the maximum transient voltage deviation for transient response
- Δt_{trans} is the transient response time
- The maximum ESR of the output capacitor is often limited by the maximum output peak-to-peak voltage ripple (V_{pk-pk}), where the worst-case output ripple is considered at maximum load (I_{OUT_max}). If the high-frequency switching ripple at the output is mainly dominated by the ESR ripple, a sinusoidal approximation of the secondary current waveform of the ACF is made to calculate the ESR requirement based on the target output ripple specification.



(28)

System Overview

$$V_{\text{residual}} = \min(i_{\text{max}_QH}, i_{\text{max}_SR}) \times \sqrt{\frac{L_k}{C_{\text{clamp}}}}$$

$$C_{\text{OUT}_\min} = \frac{\Delta_{\text{load}} \times \Delta t_{\text{trans}}}{\Delta V_{\text{trans}_max}}$$

$$R_{\text{CO}_max} = \frac{2 \times \left(1 - D_{\text{max}} - f_{\text{SW}_\min} \times \pi \times \sqrt{L_k \times C_{\text{SW}}}\right) \times V_{\text{pk}_pk}}{\pi \times I_{\text{OUT}_max}}$$
(26)
(27)
(27)
(27)
(28)



3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

The following hardware is required for this reference design:

- Isolated AC source
- Single-phase power analyzer
- Digital oscilloscope
- Multimeters
- Electronic load

3.2 Testing and Results

3.2.1 Test Setup

Instructions to set up the test equipment follow:

- 1. Connect input terminals of the reference board to the AC power source.
- 2. Connect output terminals to the PMP20413 input terminals.
- 3. Connect the PMP20413 output terminals to electronic load, maintaining correct polarity.
- 4. Set a minimum load of about 0 A and minimum voltage of 25 V.
- 5. Gradually increase the input voltage from 0 V to turn on voltage of 84-V AC.
- 6. Observe that the output voltage across the load terminals has risen to about 5 V.
- 7. Increase the load to maximum load smoothly and observe the switching waveforms.
- 8. Select different output voltages through the PMP20413 device.
- 9. Increase the load to maximum load smoothly and observe the switching waveforms.
- 10. Compare these results with those presented in this design guide.

版权 © 2019, Texas Instruments Incorporated

3.2.2 Test Results

3.2.2.1 Efficiency Performance

表 4 through 表 11 list the efficiency data of the different voltages.

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
5.03	0.5	3.03	83.00
5.014	1	5.94	84.41
5.013	1.25	7.2	87.03
5.014	1.5	8.5	88.48
5.014	2	11.2	89.54
5.014	2.5	13.8	90.83
5	3	16.6	90.36
5	3.5	19.4	90.21
5	3.75	20.8	90.14
5	4	22.2	90.09
5	4.5	25.1	89.64
5	5	27.9	89.61

表 4.5 V at 115-V AC, 60 Hz

表 5.5 V at 230-V AC, 50 Hz

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
5.03	0.5	3.6	69.86
5.014	1	6.6	75.97
5.013	1.25	7.9	79.32
5.005	1.5	9.2	81.6
5.005	2	11.4	87.81
5.005	2.5	14.1	88.74
4.99	3	16.7	89.64
4.99	3.5	19.4	90.03
4.99	3.75	20.8	89.96
4.99	4	22.1	90.32
4.99	4.5	24.9	90.18
4.99	5	27.7	90.07



Hardware, Software, Testing Requirements, and Test Results

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
9.06	0.5	5.55	81.62
9.06	1	10.5	86.29
9.06	1.25	12.9	87.79
9.06	1.5	15.3	88.82
9.06	2	20	90.60
9.06	2.5	24.8	91.33
9.06	3	29.7	91.52
9.06	3.5	34.6	91.65
9.06	3.75	37	91.82
9.06	4	39.5	91.75
9.06	4.5	44.5	91.62
9.06	5	49.5	91.52

表 6.9 V at 115-V AC, 60 Hz

表 7.9 V at 230-V AC, 50 Hz

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
9.04	0.5	6	75.33
9.06	1	10.9	83.12
9.05	1.25	13.3	85.06
9.05	1.5	15.6	87.02
9.05	2	20.3	89.16
9.05	2.5	25	90.50
9.05	3	29.7	91.41
9.05	3.5	34.5	91.81
9.05	3.75	36.9	91.97
9.05	4	39.3	92.11
9.05	4.5	44.2	92.14
9.05	5	49	92.35



Hardware, Software, Testing Requirements, and Test Results

www.ti.com.cn

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
14.99	0.5	10.08	74.36
14.97	1	18.29	81.85
14.96	1.24	22.54	82.30
14.95	1.5	26.68	84.05
14.94	2	34.04	87.78
14.93	2.5	41.93	89.02
14.93	3	49.68	90.16
14.93	3.5	57.5	90.88
14.92	3.75	61.4	91.12
14.92	4	65.32	91.37
14.91	4.5	73.22	91.63
14.92	5	81.24	91.83

表 8. 15 V at 115-V AC, 60 Hz

表 9. 15 V at 230-V AC, 50 Hz

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
14.98	0.5	9.98	75.05
14.97	1	18.16	82.43
14.96	1.24	22.34	83.04
14.95	1.5	26.42	84.88
14.94	2	33.32	89.68
14.93	2.5	41.54	89.85
14.93	3	49.4	90.67
14.93	3.5	57.1	91.51
14.92	3.75	61	91.72
14.92	4	64.9	91.96
14.92	4.5	72.7	92.35
14.92	5	80.6	92.56



Hardware, Software, Testing Requirements, and Test Results

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
19.95	0.5	12.81	77.87
19.89	1	23.92	83.15
19.87	1.25	29.46	84.31
19.84	1.5	34.68	85.81
19.78	2	44.8	88.30
19.78	2.5	55.12	89.71
19.79	3	65.47	90.68
19.79	3.5	75.89	91.27
19.79	3.75	81.06	91.55
19.79	4	86.3	91.73
19.79	4.5	96.8	92.00
19.79	5	107.4	92.13

表 10. 20 V at 115-V AC, 60 HZ

表 11. 20 V at 230-V AC, 50 Hz

OUTPUT VOLTAGE (V)	OUTPUT CURRENT (A)	INPUT POWER (W)	EFFICIENCY (%)
19.95	0.5	12.65	78.85
19.89	1	23.71	83.89
19.87	1.25	29.16	85.18
19.83	1.5	33.9	87.74
19.77	2	44.4	89.05
19.79	2.5	54.7	90.45
19.79	3	65	91.34
19.79	3.5	75.3	91.99
19.79	3.75	80.45	92.25
19.78	4	85.6	92.43
19.78	4.5	95.9	92.82
19.78	5	106.2	93.13

3 shows the efficiency curves.




图 3. Average Efficiency Curve



3.2.2.2 Load Regulation




图 4. Load Regulation

3.2.2.3 Output Voltage Transitions

3.2.2.3.1 Start-up

注: CH1: Input Voltage; CH3: Output Voltage; CH4: Transformer Primary Current

图 5. Start-up Waveform at 115-V AC and 5-V, 5-A Output





图 6. Start-up Waveform at 230-V AC and 5-V, 5-A Output





3.2.2.3.2 Internal Waveform


3.2.2.3.2.1 PFC Stage Switching Waveforms

This section shows the PFC stage switching waveforms at input voltage 115 VAC and 230 VAC at different load conditions

Hardware, Software, Testing Requirements, and Test Results

注: CH1: PFC Switch Node Voltage; CH4: PFC Inductor Current

国 7. SW-FFC-113 VAC at Hall-IOad



版权 © 2019, Texas Instruments Incorporated

图 7. SW-PFC-115 VAC at Half-load








图 9. SW-PFC-230 VAC at Half-load







3.2.2.3.2.2 ACF Stage Switching Waveforms

This section shows the ACF stage switching waveforms at an input voltage of 115 VAC and 20 V_{OUT} at different load conditions.

注: CH1: ACF Switching Node Voltage; CH4: ACF Transformer Primary Current





图 12. SW-ACF-115 VAC, 20 V_{OUT}, 2.5 A



版权 © 2019, Texas Instruments Incorporated



Hardware, Software, Testing Requirements, and Test Results

www.ti.com.cn





图 14. SW-ACF-115 VAC, 20 Vout, 5 A





3.2.2.4 **Output Voltage Ripple**

注: CH3: Output Voltage; CH4: Transformer Primary Current






图 16. 115-V AC, 60-Hz Input, 5-V, 5-A Output





图 17. 115-V AC 60-HZ Input, 9-V, 2.5-A Output



版权 © 2019, Texas Instruments Incorporated








图 18. 115-V AC 60-HZ Input, 9-V, 5-A Output















图 21. 115-V AC, 60-Hz Input, 20-V, 2.5-A Output

图 22. 115-V AC, 60-Hz Input, 20-V, 5-A Output





3.2.2.5 Thermal Image





图 23. Thermal Image at 115-V AC, 60-Hz Input, 20-V, 5-A Output

图 24. Thermal Image at 230-V AC, 50-Hz Input, 20-V, 5-A Output





4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDA-010047.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-010047.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-010047.

4.4 Altium Project

To download the Altium Designer® project files, see the design files at TIDA-010047.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-010047.

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-010047.

5 Related Documentation

- 1. Texas Instruments, UCC28056 6-pin single-phase transition-mode PFC controller data sheet
- 2. Texas Instruments, UCC28780 high-frequency active clamp flyback controller data sheet
- 3. Texas Instruments, UCC24612 high-frequency synchronous rectifier controller data sheet
- 4. Texas Instruments, 30-W/in³, 94% efficiency, 65-W USB Type-C[™] PD AC/DC adapter reference design
- 5. Texas Instruments, 30-W/in³, 93.4% efficiency, 100-W AC/DC adapter reference design

5.1 商标

E2E is a trademark of Texas Instruments. Altium Designer is a registered trademark of Altium LLC or its affiliated companies. USB Type-C is a registered trademark of USB Implementers Forum. All other trademarks are the property of their respective owners.

5.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

Design Files

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司