# TI Designs: TIDA-010035 使用 RS-485 的电力线通信仿真参考设计

# TEXAS INSTRUMENTS

# 说明

该参考设计为通过电力电缆实现 RS-485 通信建立了一 个仿真模型。可以在执行耗时的步骤来建立代表性网络 之前,使用该仿真模型来评估在特定电缆的给定数据速 率、电缆长度和负载下实施 RS-485 通信的可行性。提 供了为任何给定电缆开发电缆模型以及在仿真中更换电 缆模型的程序。

# 资源

TIDA-010035 SN65HVD1786 TINA-TI™ TIDA-00527 设计文件夹 产品文件夹 SPICE 仿真器 工具文件夹




咨询我们的 E2E™ 专家

# 特性

- 仿真模型演示了使用长达 1000 英尺的电缆和总共 128 个节点实现 64kbps 数据速率的可行性
- 针对实际电缆测量进行了完整性检查
- 建立开发电缆模型的程序,以供后续仿真之用

# 应用

- 电梯呼叫按钮操作面板
- 电梯主控板
- 电子车门锁
- HVAC 系统控制器



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

A



#### 1 System Description

The communication bus is a key component of many applications. In elevator systems a bus connects the buttons inside the elevator car to the elevator main controller. Existing systems rely on proprietary bus solutions which have served well for many years. However, as new features are added, complexity grows and customers want to a standard interface such as CAN and RS-485 that can provide more throughput and can interface with other networks. Additionally, customers want a wired solution that can simplify installation and reduce cabling costs.

Before selecting the final solution, customers must build a representative network for testing. This step can be very time-consuming and impractical for a network that consists of hundreds of nodes and varying segment lengths. Customers need an easy mechanism to narrow down the list of possible solutions before taking this time-consuming step.

This TI design provides a simulation model that can be used to assess the feasibility of a given wired solution at a given data rate, cable length, and loading for a given cable. RS-485 over power is explored as a possible solution through sub-system level simulations. The results of the simulations are compared against actual measurements for sanity-check. A procedure is given for developing a cable model for any given cable.

# 1.1 Key System Specifications

PARAMETER	SPECIFICATIONS	DETAILS
Power Line Voltage	24 V	节 2.5.3.1
Number of Nodes	128 <sup>(1)</sup>	节 2.5.3.1
Bus Length	1000 feet (300 m)	节 2.5.3.1
Data Rate	64 kbps	节 2.5.3.2
Noise Margin	$V_{\text{OD}}$ = approximately 715 mV for 128 transceivers at 1/8 unit load	节 2.5.3.2

#### 表 1. Key System Specifications

(1) Simulation does not include failsafe biasing for a defined DC differential level during idle. Failsafe biasing will reduce the number of nodes (see # 2.4.1.6 and # 2.4.1.7).



# 2 System Overview

# 2.1 Block Diagram




图 1. TIDA-010035 Block Diagram

# 2.2 Design Considerations

In general, an RS-485 wired network must define several parameters based on the system use case. These parameters ultimately determine if the RS-485 network is able to function properly. These parameters include:

- **Cable length and data rate** There is an inverse relationship between signal data rate (speed) and cable length. The exact relationship depends on the resistance and inductance of the cable itself.
- **Number nodes** The output of a driver depends on the current it must supply into a load. Adding nodes to the bus increases the total load current required.
- **Cable choice** When building an RS-485 network, the choice of cable can be as important as the transceiver to ensure reliable communication over the necessary distance.
- **Power Line DC voltage** For an RS-485 over power application, the DC voltage of the power rail on which the RS-485 signal is coupled affects the cable model and the transceiver selection. A lower DC voltage will require a thicker wire to carry a higher current. The DC voltage also dictates the minimum bus voltage standoff requirement (input voltage at bus pins) for the transceiver. A high DC voltage will require a transceiver with a high bus voltage standoff.

All of the previously listed parameters affect driver differential output voltage ( $V_{OD}$ ) at receiver input. The RS-485 standard imposes receivers be able to detect a  $V_{OD}$  down to 200 mV. The simulations presented in this design guide focuses on the  $V_{OD}$  under the conditions previously outlined to determine if the network can function properly.



System Overview

The SN65HVD1786 transceiver was used for all the simulations presented in this TI design. The transceiver has a maximum bus pin voltage of 70 V DC which is more than enough to withstand the 24-V DC bus voltage used in this TI design. For lower DC bus voltages, other transceivers can be considered, such as the THVD1450 or THVD1550 which have an maximum bus voltage rating of ±18 V.

注: As 图 1 shows and 节 2.4.2 explains, the power line voltage is blocked from the transceiver bus pins given that the pins are AC-coupled to the power line. However, the designer should still consider the possibility of direct exposure of the transceiver pins to the DC voltage through a short or AC-coupling capacitor failure.

One point to note is that RS-485 is an electrical-only standard, intended to be referenced by higher level standards. It does not provide for an arbitration mechanism in case of a multi-master use case. However, such a feature can be implemented through software if needed.

# 2.3 Highlighted Products

This TI design features the SN65HVD1786 RS-485 transceiver. For more information on this device, see the SN65HVD1786 product folder.

# 2.3.1 SN65HVD1786

This device is designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. It is also robust to ESD events, with high levels of protection to human-body model specifications.


This device combines a differential driver and a differential receiver, which operate from a single power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. These ports feature a wide common-mode voltage range, making the device suitable for multipoint applications over long cable runs. This device is characterized from  $-40^{\circ}$ C to  $105^{\circ}$ C.

- Bus-pin fault protection to:
  - $> \pm 70 \text{ V}$
- Common-mode voltage range (-20 V to 25 V) more than doubles TIA/EIA 485 requirement
- Bus I/O protection
  - ±16 kV JEDEC HBM protection
- Reduced unit load for up to 256 nodes
- Failsafe receiver for open-circuit, short-circuit and idle-bus conditions
- Low power consumption
  - Low standby supply current, 1 μA typical
  - I<sub>cc</sub> 5 mA quiescent during operation
- Power-up, power-down glitch-free operation



# 2.4 System Design Theory

The circuit in [8] 2 shows the model used to simulate a multi-node RS-485 over power-line network. The circuit consists of a transmitter node which includes an RS-485 transceiver and a power source connected to the bus through a coupling network. Similarly, a receiver node consisting of an RS-485 transceiver and a power load is connected at the end of the bus through a coupling network. The multi-node load portion of the circuit simulates multiple nodes connected the to the bus. The total number of nodes simulated is specified by adjusting the passive components values (see  $\ddagger$  2.4.2). Each end of the network is terminated using a 120- $\Omega$  resistor.





The next section presents some introductory material to the RS-485 standard. The following sections describe each portion of the circuit in more detail.

# 2.4.1 RS-485 Introduction

# 2.4.1.1 Standard and Features

In 1983, the Electronics Industries Association (EIA) approved a new balanced transmission standard called RS-485. Finding widespread acceptance and usage in industrial, medical, and consumer applications, RS-485 has become the interface workhorse of the industry.

RS-485 is an electrical-only standard. In contrast to complete interface standards, which define the functional, mechanical, and electrical specifications, RS-485 only defines the electrical characteristics of drivers and receivers that could be used to implement a balanced multi-point transmission line. This standard, however, is intended to be referenced by higher level standards.

Key features of RS-485 are:


- Balanced interface
- Multi-point operation from a single 5-V supply
- –7-V to +12-V bus common-mode range

- Up to 32 unit loads
- 10-Mbps maximum data rate (at 40 feet)
- 4000-foot maximum cable length (at 100 kbps)


### 2.4.1.2 Network Topology

The RS-485 standards suggests that its nodes be networked in a daisy-chain, also known as party line or bus topology (see  $\mathbb{X}$  3). In this topology, the participating drivers, receivers, and transceivers connect to a main cable trunk via short network stubs. The interface bus can be designed for full-duplex or half-duplex transmission (see  $\mathbb{X}$  4).

# 图 3. RS-485 Bus Structure



The full-duplex implementation requires two signal pairs (four wires) and full-duplex transceivers with separate bus access lines for transmitter and receiver. Full-duplex allows a node to simultaneously transmit data on one pair while receiving data on the other pair.




#### 图 4. Full-Duplex and Half-Duplex Bus Structures in RS-485

In half-duplex, only one signal pair is used, requiring the driving and receiving of data to occur at different times. Both implementations necessitate the controlled operation of all nodes via direction control signals, such as driver and receiver enable signals, to ensure that only one driver is active on the bus at any time. Having more than one driver accessing the bus at the same time leads to bus contention, which, at all times, must be avoided through software control.

# 2.4.1.3 Signal Levels

RS-485 standard-compliant drivers provide a differential output of a minimum 1.5 V across a 54- $\Omega$  load, whereas standard-compliant receivers detect a differential input down to 200 mV. The two values provide sufficient margin for a reliable data transmission even under severe signal degradation across the cable and connectors. This robustness is the main reason why RS-485 is well suited for long-distance networking in noisy environment.






# 2.4.1.4 Cable Type

RS-485 applications benefit from differential signaling over twisted-pair cable, because noise from external sources couple equally into both signal lines as common-mode noise, which is rejected by the differential receiver input.

Industrial RS-485 cables are typically of the sheathed, un-shielded, twisted-pair type (UTP) with a characteristic impedance of 120- $\Omega$  and 22–24 AWG. (a) 6 shows the cross-section of a four-pair UTP cable typically used for two full-duplex networks. Similar cables in two-pair and single-pair versions are available to accommodate the low-cost design of half-duplex systems.

# 图 6. Example of RS-485 Communication Cable



Beyond the network cabling, it is mandatory that the layout of printed-circuit boards and the connector pin assignments of RS-485 equipment maintain the electrical characteristics of the network by keeping both signal lines close and equidistant to another.


# 2.4.1.5 Bus Termination and Stub Length

When designing a system that uses drivers, receivers, and transceivers that comply with RS-485, proper cable termination is essential for highly reliable applications with reduced reflections in the transmission line. In general RS-485 requires termination at both ends of the cable.

Factors to consider when determining the type of termination usually are performance requirements of the application and the ever-present factor: cost. The different types of termination techniques discussed are un-terminated lines, parallel termination, AC termination, and multi-point termination.

Proper termination requires the matching of the terminating resistors,  $R_T$ , to the characteristic impedance,  $Z_0$ , of the transmission cable. Because the RS-485 standard recommends cables with  $Z_0 = 120 \Omega$ , the cable trunk is commonly terminated with  $120-\Omega$  resistors, one at each cable end (see  $\mathbb{K}$  7, left). Applications in noisy environments often have the  $120-\Omega$  resistors replaced with two  $60-\Omega$ , low-pass filters to provide additional common-mode noise filtering, (see  $\mathbb{K}$  7, right).





# 2.4.1.6 Failsafe

Failsafe operation is the ability of a receiver to assume a determined output state in the absence of an input signal.

Three possible causes can lead to the loss of signal (LOS):

- 1. Open-circuit caused by a wire break or by the disconnection of a transceiver from the bus.
- 2. Short-circuit caused by an insulation fault connecting the wires of a differential pair to another.
- 3. Idle-bus occurring when none of the bus drivers is active.


Because these conditions can cause conventional receivers to assume random output states when the input signal is zero, modern transceiver designs include biasing circuits for open-circuit, short-circuit, and idle-bus failsafe, that force the receiver output to a determined state, under an LOS condition.

A drawback of these failsafe designs is their worst-case noise margin of 10 mV only, thus requiring external failsafe circuitry to increase noise margin for applications in noisy environments.

An external failsafe circuit consists of a resistive voltage divider that generates sufficient differential bus voltage to drive the receiver output into a determined state. To ensure sufficient noise margin,  $V_{AB}$  must include the maximum differential noise measured in addition to the 200-mV receiver input threshold,  $V_{AB} = 200 \text{ mV} + V_{Noise}$ .

$$R_{\rm B} = \frac{V_{\rm BUS(min)}}{V_{\rm AB} \times \left(\frac{1}{375} + \frac{4}{Z_0}\right)} \tag{1}$$

For a minimum bus voltage of 4.75 V, (5 V – 5%),  $V_{AB} = 0.25$  V, and  $Z_0 = 120 \Omega$ ,  $R_B$  yields 528  $\Omega$ . Inserting two 523- $\Omega$  resistors in series to  $R_T$  establishes the failsafe circuit as  $\mathbb{E}$  8 shows.



#### 图 8. External Idle-Bus Failsafe Biasing



#### 2.4.1.7 Bus Loading

Because the output of the driver depends on the current it must supply into a load, adding transceivers and failsafe circuits to the bus increases the total load current required. To estimate the maximum number of bus loads possible, RS-485 specifies a hypothetical term of a unit load (UL), which represents a load impedance of approximately 12 k $\Omega$ . Standard-compliant drivers must be able to drive 32 of these unit loads. The latest transceivers often provide reduced unit loading, such as 1/8 UL, thus allowing the connection of up to 256 transceivers on the bus.

Because failsafe biasing contributes up to 20 unit loads of bus loading, the maximum number of transceivers, N, is reduced to:

 $N = rac{32^{*}UL_{STANDARD} - 20^{*}UL_{FAILSAFE}}{UL_{por}}$  transceiver

(2)

Thus, when using 1/8-UL transceivers, it is possible to connect up to a maximum of 96 devices to the bus.


#### 2.4.1.8 Data Rate vs Bus Length

There is an inverse relationship between signal rate (speed) and cable length. The exact relationship depends on the resistance and inductance of the cable itself. When building an RS-485 network, the choice of cable can be as important as the transceiver, to ensure reliable communication over the necessary distance. 🛛 9 is a graphical representation of the signal rate to cable length correlation.

Section 1 of the graph presents the area of high data rates over a short cable length. Here, the losses of the transmission line can be neglected and the data rate is mainly determined by the rise time of the driver. Although the standard recommends 10 Mbps, the fast interface circuits of today can operate at data rates of up to 50 Mbps.

Section 2 shows the transition from short to long data lines. The losses of the transmission lines have to be taken into account. Thus, with increasing cable length, the data rate must be reduced.

Section 3 presents the lower frequency range where the line resistance, and not the switching, limits the cable length. Here, the cable resistance causes attenuation in the signal and limits the maximum communication distance.




#### 图 9. Cable Length vs Data Rate



#### 2.4.2 Coupling Network Design Theory

The circuit presented in 🛛 10 shows the basic schematic concept for the transmitter node of the RS-485 network. The RS-485 transceiver (U7) and the power source (V1) are coupled to the bus using a coupling network. The coupling network circuit for the receiver node and multi-node load (for a one-node load) is the same.



As  $\boxtimes$  11 shows, a coupling network consists of a capacitor that allows the AC signal through while blocking the DC voltage and an inductor which passes the DC voltage but blocks the AC signal. In transmission line environments the impedance of the capacitor ( $Z_c$ ) is chosen to be much less than the characteristic impedance of the cable,  $Z_0$ , and the impedance of the inductor ( $Z_L$ ) is chosen to be much greater than  $Z_0$ :


$$Z_{C} = \frac{1}{2\pi \cdot f_{min} \cdot C} \ll Z_{0}$$

$$Z_{L} = 2\pi \cdot f_{min} \cdot L \gg Z_{0}$$
(3)

where

• f<sub>min</sub> is the minimum signal frequency being transmitted

图 11. Equivalent Coupling Network Circuit




In order to size the coupling network components, C and L, using  $\Delta \exists 3$  and  $\Delta \exists 4$  a minimum switching frequency for the data signal must be established. Since the data is random and RS-485 has no inherent protocol to break long sequences of 1's or 0's in the data, a minimum switching frequency cannot be established.


One solution to this problem is to use Manchester encoding on the data stream. Manchester encoding forces a transition for every bit: a logic 0 is encoded as a 0-to-1 transition, while a logic 1 is encoded as a 1-to-0 transition (an opposite encoding may also be used). 🕅 12 shows how Manchester encoding works in principle.

(4)





13 demonstrates a Manchester encoded signal for a sequence of constant 1's and 0's. In both cases, the encoded signal is always transitioning.



#### 图 13. Manchester Encoded Output for Constant Digital Signal

Manchester encoding can be performed in software and transmitted through a serial port on a microcontroller. One downside of this approach is the additional memory and CPU cycles required to generate two bits for every bit in the original data. Also, to keep the original data rate, the serial port transmitting clock frequency has to be doubled. If there is an upper limit to the serial port transmit clock frequency, the data rate will must be reduced. These limitations can be avoided by implementing the encoding and decoding using a logic circuit at the expense of additional BOM cost

A Manchester encoded signal will have a lower frequency bound equal to half the clock frequency (alternating 1's and 0's pattern). Using the lower frequency bound, the capacitor and inductor values for the coupling network can be derived using  $\Delta \vec{x}$  3 and  $\Delta \vec{x}$  4.

By setting  $Z_C < Z_0$  / 500, the capacitor value is calculated as follows:



(5)

(6)

System Overview

$$\begin{split} & Z_C \ll Z_0 \\ & Z_C < \frac{Z_0}{500} \\ & (2\pi \cdot f_{min} \cdot C)^{-1} < \frac{Z_0}{500} \\ & 2\pi \cdot f_{min} \cdot C > \frac{500}{Z_0} \\ & C > \frac{500}{2\pi \cdot Z_0 \cdot f_{min}} \end{split}$$

Similarly, by setting  $Z_{L} > 100 \times Z_{0}$ , the inductor value is calculated as follows:

$$\begin{split} Z_L \gg Z_0 \\ Z_L > 100 \cdot Z_0 \\ 2\pi \cdot f_{min} \cdot L > 100 \cdot Z_0 \\ L > \frac{100 \cdot Z_0}{2\pi \cdot f_{min}} \end{split}$$

As an example, for a data rate of 64 kbps the minimum switching frequency,  $f_{min}$ , is 32 kHz and with  $Z_0 = R_T / 2 = 60 \Omega$ ,  $\Delta \pm 5$  yields C > 41.5 µF. A capacitor value of 47 µF can be used given the wide availability of this size. At this size  $Z_c$  is approximately  $Z_o / 567$ .

Similarly, at the same data rate and Z<sub>0</sub>, & $\pm$  6 yields L > 29.8 mH. A value of 33 mH can be used given the wide availability of this size. At this size Z<sub>L</sub> is approximately 110 × Z<sub>0</sub>.

These coupling network component values are used in the simulation sections that follow.

注: An inductor with an equivalent series resistance,  $R_{ser}$ , of 1.5  $\Omega$  was used in the simulations. This value was used based on average values observed in actual inductor part numbers.

# 2.5 Simulation and Results

The following sections describe in detail the simulations that were carried out to demonstrate the feasibility of implementing RS-485 over power. It must be stressed that these simulation only demonstrate gross feasibility.

Noise and sources of various disturbances typically present on power lines and their effects on signal integrity for communication signaling were not included in these simulations. However, these typically cannot be reliably simulated. The simulations presented here are limited by system level impedance models, source coupling mechanisms, and also a lack of a cable model and detailed functional level transceiver model.

Before the RS-485 over power-line technique is adopted as the final solution, a representative network that closely matches the final application should be constructed and tested.

# 2.5.1 Multi-Node Simulation


A TINA-TI<sup>TM</sup> software transient analysis was performed to test the multi-node RS-485 over power-line network. The goal of the transient analysis was to understand if the differential output voltage ( $V_{OD}$ ) at the receiver node provided enough noise margin given the simulated data rate and number of nodes.

# 2.5.1.1 Simulation Setup

14 shows the TINA simulation schematic for the multi-node setup. The schematic consists of a transmitter node, a receiver node, and a node intended to mimic the effect of loading the network with multiple nodes. The TINA simulation model uses an excitation source and several voltage probes to analyze the network response over time.



# 图 14. Multi-Node Simulation Model



The simulation has the following main sections:

- Transmitter Node: Consists of the excitation source, transceiver, and power source.
  - Excitation source (VG2): 2.5-V square wave with programmable frequency (set to 32 kHz).
  - 24-V DC power source (V1): Coupled to bus through L1, L2 as calculated in  $\ddagger$  2.4.2.
  - HVD1786 transceiver (U7): Coupled to the bus through C1, C2 as calculated in  $\ddagger$  2.4.2.
- · Receiver Node: Consists of transceiver and power rail load.
  - HVD1786 transceiver (U5): Coupled to the bus through C7, C8 as calculated in  $\ddagger$  2.4.2.
  - Power Rail Load (C3, R4): Simulated power load at the receiver end. For this simulation R4 = 10 kΩ and C3 = 10  $\mu$ F. At 24 VDC, the load is approximately 58 mW. The power load is coupled to the bus through L5, L6 as calculated in  $\ddagger$  2.4.2.
- Multi-node load: Simulated network load on the data bus and the power rail.
  - HVD1786 transceiver (U4): Each transceiver on the network is coupled to the bus through a coupling network (C5, C6). The capacitor value is calculated for one node as in <sup>††</sup> 2.4.2 and scaled using C × (#nodes-2), where #nodes is the total number of nodes.
  - Transceiver Load (R2): The component R2 represents the multi-node load looking into all the transceivers on the network. A single HVD1786 has a maximum bus input current spec of 125 μA at 12 V which is equivalent to a 96-kΩ load. For a differential signal the leakage current doubles to 192 kΩ. The total load resistance R2 is scaled as R2 / (#nodes-3).
  - Power Rail Load (C4, R3): The components C4 and R3 represent the load for the multiple nodes on the power rail. These components are scaled as C × (#nodes-2) and R / (#nodes-2), where C and R are taken from the receiver node power load component calculations (C3, R4). Each load is coupled to the bus through a coupling network (L3, L4). The inductor value is calculated for one node as in <sup>††</sup> 2.4.2 and scaled using L / (#nodes-2). Similarly, the equivalent series resistance




(R<sub>ser</sub>) of the inductors is calculated for one node and scaled as R<sub>ser</sub> / (#nodes-2). Voltage probes were placed at different points to capture the transient response of the circuit.

注: Simulation does not include failsafe biasing for a defined DC differential level during idle. Failsafe biasing will reduce the number of nodes. See  $\ddagger$  2.4.1.6 and  $\ddagger$  2.4.1.7.

#### 2.5.1.2 Simulation Results

The simulation results in 15 demonstrate that there is a wide margin on VOD at the receiver node with a 128-node network and a data rate of 64 kbps. In this setup the minimum VOD observed is approximately 1.25 V. The output waveform RXD2 shows the transceiver is able to correctly receive the data signal. The output waveform VM2 shows the 24-V DC supply at the receiver node.



# 图 15. Multi-Node Simulation Results (128 Nodes, 64 kbps Data Rate)

#### 2.5.2 Point-to-Point Simulation with Cable Model

A TINA transient analysis was performed on a point-to-point network using a cable model. The results were compared against measurements made on an actual hardware setup to correlate the transceiver model to an actual system. The procedure used to create the cable model, the simulation setup, the physical measurements, and the comparison of the simulation results to measurements made in a real system are described in the following sections.

#### 2.5.2.1 Cable Model Derivation


This section describes the procedure for developing a distributed cable model for a shielded, non-twisted pair cable (see 街 16).



图 16. Cross-Section of Shielded, Non-Twisted Pair, 18 AWG Cable



A distributed model uses a lumped-parameter representation for small segments of the overall cable length. The segment length is based on the wavelength of the frequencies being transmitted. If a shows a general circuit model for a shielded, non-twisted pair cable.



#### 图 17. General Circuit Model for Shielded Pairs

Unlike industrial RS-485 cables, this type of low-cost cable does not have a controlled characteristic impedance. A representative model of this type of low-cost cable can still be created, however, because there are no manufacturing controls in place, the cable parameters measured for the model can vary wildly from spool to spool and between manufacturing lots of spools. Therefore these cable models should only be used to investigate feasibility of different network configurations, not as a guarantee of expected performance.

To calculate the component values in the circuit in 🛽 17, the following measurements were conducted on a segment of cable using an RLC meter:

- Total resistance and inductance on each wire (red and black)
- Differential impedance, capacitance, and conductance between both wires (red to black) with the both wires open
- Differential impedance between both wires (red to black) with both wires shorted
- Differential capacitance and conductance between each wire (red and black) and ground (shield)

Before any measurements are made, the segment length that is measured must be decided. The maximum segment length is bounded by the wavelength,  $\lambda$ , of the frequencies being transmitted. The segment length must be less than  $\lambda$  / 8 to avoid transmission line considerations. Also, segment lengths less than 6 feet are not ideal given that this is the nominal stub length in RS-485 networks.

The wavelength is related to the signal frequency through 公式 7:

 $\lambda = c / f$ where • c = the speed of light



(7)

• f = the signal frequency


A segment length of  $\lambda$  / 8 = 6 feet, yields a signal frequency of approximately 20 MHz. Note that the maximum frequency point on the RLC meter was 10 MHz. Therefore, a segment length of 6 feet was chosen for the measurements.

The results of the measurements performed on a 6-foot segment of cable are summarized in  $\frac{1}{2}$  2.


#### DIFFERENTIAL OPEN (RED-GND) DIFFERENTIAL SHORT (RED-BLACK) BLACK RED DIFFERENTIAL OPEN (RED-BLACK) DIFFERENTIAL OPEN (BLACK-GND) FREQ R (Ω) L (µH) R (Ω) L (µH) |Z| (kΩ) THETA (DEGREES) C (pF) G (µS) |Z| (Ω) THETA (DEGREES) C (pF) G (µs) C (pF) G (µs) (Hz) DC 0.041 0.0405 1 k 376.57 0.1097 754.33 0.2177 689.24 0.1987 10 k 1.67 4.495 1.8 4.72 45.483 -86.955 349.2 1.172 3.3 7.22 701.86 2.293 641.42 2.107 20 k 1.692 2.668 1.803 2,719 23.302 -86.864 340.65 2.353 3.71 4.47 685.24 4.589 626.13 4.224 40 k 11.958 4.37 668.66 610.83 1.611 2.09 1.706 2.16 -86.85 331.85 4.66 2.87 9.08 8.36 100 k 1.758 2.087 1.8 2.1285 4.9432 -86.804 321.04 11.15 3.21 8.65 647.48 21.78 591.24 20.04 200 k 1.86 1.965 1.902 2.008 2.5335 -86.847 313.19 21.16 3.58 10.8 632.14 41.38 577.05 37.97 400 k 2.069 1.8635 1.2965 -86.88 306.22 39.8 4.56 9.17 618.52 78.1 564.52 71.1 2.11 1.9022 1 M 2.271 1.7725 2.341 1.8016 0.5332 -86.86 297.76 90.6 4.713 12.32 600.58 179.8 548.22 160.5 2 M 2.363 1.7285 2.484 0.27134 -86.52 292.16 4.87 20.63 584.12 354.8 308.4 1.7512 179.7 533.75 4 M 2.838 1.6742 3.012 1.695 0.13817 -85.474 285.32 395 6.16 27.45 550.9 783 505.7 651 10 M 0.908 1.335 1.187 1.3597 0.059187 -83.883 4.82 22.7 374.3 354.44 703 841

表 2. Summary of Measurements Performed On 6-ft Cable Segment


The following graphs illustrate the measured values for the 6-foot segment of cable.



# 图 19. Cable Inductance Across Frequency









The characteristic impedance of a transmission line is defined by (see Reference #3 in  $3 \ddagger$ ):

$$Z_0 = \sqrt{\frac{R+j\omega L}{G+j\omega C}}$$

where

.

- R is the conductor series resistance per unit length
- G is the shunt conductance per unit length
- C is the capacitance per unit length


At low frequencies, the equation is reduced to:

$$Z_0 = \sqrt{\frac{R}{\omega C}} = \sqrt{\frac{R_{BLACK} + R_{RED}}{2\pi f C_{DIFF}}}$$

(9)

(8)

The characteristic impedance for the cable is calculated using these equations.  $\boxtimes$  22 plots the low frequency and high frequency curves for Z<sub>0</sub>.



# 图 22. Characteristic Impedance Across Frequency

The cable model parameter values were calculated as described in  $\frac{1}{8}$  3.

Parameter	Value	Calculation	
R	6.8 mΩ/ft	Average R per unit length for red and black wires at DC for 6-ft segment length. <sup>(2)</sup>	
L	351.3 nH/ft	Average L per unit length for red and black wires at 100 kHz for 6-ft segment length. <sup>(3)</sup>	
C (diff)	66.24 pF/ft	Average C per unit length for differential open capacitance (red-black) at 1 kHz for 6-ft segment length.	
G (diff)	50.5 mΩ × ft	Average G per unit length for differential open conductance (red-black) at 1 kHz for 6-ft segment length; converted to ohms.	
C (sig-Gnd)	125.59 pF/ft	Average C per unit length for differential open capacitance (reg-gnd and black-gnd) at 1 kHz for 6-ft segment length.	
G (sig-Gnd)	26.56 mΩ × ft	Average G per unit length for differential open conductance (reg-gnd and black-gnd) at 1 kHz for 6-ft segment length.	
Z <sub>o</sub>	130 Ω at 100 kHz	$Z_0$ at 100 kHz from low frequency line on 🛽 22.	

表 3. Final Cable Model Parameter Values<sup>(1)</sup>

(1) All the values calculated in 表 3 are derived from 图 18 through 图 22. The goal of this document is not to create a frequency-dependant model. Therefore, a baseline value was selected from the data figures to approximate a frequency-independent model. For example, at high frequencies the cable conductance (图 21) increases exponentially, while the cable capacitance (图 20) decreases. Therefore, a low-frequency conductance and capacitance value is used.

(2) As the data in 表 2 shows, there is a considerable difference between the low-frequency resistance, R, measurements at DC and at low frequencies. Since the model in 图 17 does not have a dependence on frequency, the decision was made to use R instead R<sub>s</sub> / 2 in the model.

<sup>(3)</sup> At f = 100 kHz, the L value is flat in  $\boxed{8}$  19.


The bandwidth of the cable being modeled also needs to be characterized primarily to determine the practical limits of the cable in terms of data rate. However, for model development, knowing the maximum bandwidth of the cable also determines where in the characteristic impedance curve you will be operating and therefore what the termination of the cable needs to be. Additionally, knowing the maximum frequency makes it possible to determine the appropriate section length needed for the model.

For this particular cable, the frequency at which 3 dB of signal is lost (also referred to as the cable insertion loss) at the end of a 500-ft section of cable was measured to be 196 kHz. Assuming a simple inverse square law for cable loss versus distance relationship, then for 1000 ft of cable we would expect to see 3-db insertion loss at roughly 50 kHz. Similarly, for an insertion loss of 6 dB with 1000 ft of cable, expect a maximum frequency of approximately 196 kHz. Conservatively, we can assume in this case that for 1000 ft of cable, a maximum frequency of 100 kHz is a good target.

While there are many measurement techniques available to determine the maximum cable bandwidth, a very simple method was used here. A more accurate way to determine the maximum cable bandwidth would be to measure the bit error rate (BER) of a representative network while increasing frequency. Since this technique is more closely related to the way the cable is used, inaccuracy due to equivalent loads, improper termination, and arbitrary maximum insertion loss can all be eliminated.

图 23 and 图 24 show the models created for a 6-foot cable stub and a 50-foot section of cable, respectively. The models were created by scaling the parameters in 表 3.






# 图 23. 6-Foot Stub Cable Model



- (3) C<sub>s</sub> = AVG[(C (sig-Gnd), 2 × C (diff)] × 6 = 774.2 pF (see discussion on removal of C and G from component model)
- (4)  $G_s = AVG[(G (sig-Gnd), G (diff) / 2] / 6 = 4.32 M\Omega$  (see discussion on removal of C and G from component model)



# 图 24. 50-Foot Section Cable Model

(1)  $R_s = 6.8 \text{ m}\Omega/\text{ft} \times 50 \text{ ft} = 340 \text{ m}\Omega$  (see Note 1 on  $\frac{1}{2}$  3)

(2) L<sub>s</sub> / 2 = (351.3 nH/ft × 50 ft) / 2 = 8.78 µH

(3)  $C_S = C_S$  (6 ft) / 6 ft × 50 ft = 6.45 nH (see discussion on removal of C and G from component model)

(4)  $G_s = G_s$  (6 ft) × 6 ft / 50 ft = 520 k $\Omega$  (see discussion on removal of C and G from component model)

The models in 8 23 and 8 24 have been simplified by removing the G and C components from the original model (see 🛽 17). Note that with the shield signal open the total differential capacitance in 🖺 17 is given with:

$$C(diff) = \frac{C_{\rm s}}{2} + C \tag{10}$$

For the 6 foot model, C (diff) = 66.24 pF x 6 = 397.44 pF. C<sub>s</sub> using the C (sig-gnd) parameter is 125.59 pF × 6 = 753.54 pF. Using these two values and solving for C:

$$C = C(diff) - \frac{C_{\rm s}}{2} = 397.44pF - \frac{753.33pF}{2} = 20.67pF$$
(11)

Compared to  $C_s / 2$ , C is > 18 x smaller so it can safely be removed. Averaging C (diff) and C (sig-gnd) for the C<sub>s</sub> calculation makes up for the small error from simply ignoring C in the model.

Similarly, the total for differential conductance, G, (in  $\Omega$ ) is given using  $\Delta \mathfrak{T}$  12:



$$G(diff) = \frac{G(2G_S)}{(2G_S + G)}$$
(12)

For the 6 foot model, G (diff) = 50.5 M $\Omega$  / 6 = 8.41 M $\Omega$ . G<sub>s</sub> using the G (sig-gnd) parameter is 26.56 M $\Omega$  / 6 = 4.43 M $\Omega$ . Using these two values and solving for G:

$$G = \frac{(G(diff) \cdot 2G_s)}{(2G_s - G(diff))}$$


$$G = \frac{(2^* 8.41M\Omega^* 4.43M\Omega)}{(2^* 4.43M\Omega - 8.41M\Omega)} = 165.58M\Omega$$
(13)
(14)

This is nearly  $19 \times \text{larger than } 2 \times \text{Gs}$  which is in parallel with it, so it can also be safely removed. Similar to the capacitance in the previous case, averaging G (diff) and G (sig-gnd) makes up for the small error from simply ignoring G in the model.

To validate this simplification, note that from  $\bigotimes 23$ , C4 in series with C3 is 387.1 pF. Compare this value to the curve in  $\bigotimes 20$  and note that the values are very close. Similarly for 1 / (R9 + R10) compared to the curve in  $\bigotimes 21$ . Note that these model simplifications may not apply to all types of cable configurations.

# 2.5.2.2 Simulation Setup

# 图 25. Point-to-Point System Using Cable Model Simulation Schematic



#### 2.5.2.3 Hardware Measurements

A point-to-point physical network was created using a pair of TIDA-00527 boards and 1000-foot section of cable. The following modifications were made to the TIDA-00527 board:

- 820- $\Omega$  pullup resistor was added to VCC at U1 pin 7 for failsafe biasing
- 820- $\Omega$  pulldown resistor was added to GND at U1 pin 6 for failsafe biasing
- 600-µH inductors were added between pins 8 and 5 on JMP8 and JMP9

#### System Overview

A micro-controller was used to generate a Manchester encoded bit stream on a UART serial port at a baud rate of 115200.

#### 2.5.2.4 Simulation Results

The results show good agreement between the simulation and the hardware test. Some of the differences between simulation and the cable measurements include:

- 1. Measurement uses a 3-V RS-485 transceiver while the simulations use a 5-V transceiver.
- 2. Simulation uses ideal component values while actual measurements use components with real tolerances.
- 3. Simulation model for RS-485 transceiver is idealized for driver edge rate. This is likely the source of the ringing in the simulation waveforms for the bus nodes. Also, the transceiver simulation model is meant to be a functional representation so there are other aspects of the model which do not match data sheet performance parameters.
- 4. The cable used in the hardware test is likely not very close in lot number to cable used to develop simulation model. The spools used to develop the cable model and for the measurements were purchased in different locations and many months apart. Because the impedance of this type of cable is not controlled, transmission line performance characteristics are expected to vary significantly.
- 5. Scope settings or probe bandwidth of equipment used in the hardware test may be filtering measurement results.

The simulations appear to be pessimistic on both attenuation and delay. This may be due to the transceiver model or a difference in speed rating of transceivers used in the hardware test (20 Mbps) versus simulation (1 Mbps).






图 26. TXD Master Simulation Results Compared to Actual Cable Measurements







图 28. Bus Node At Input To Slave Simulation Results Compared to Actual Cable Measurements






#### 2.5.3 Multi-Node Simulation With Cable Model

A TINA transient analysis was performed on a multi-node network using a cable model. The goal of the transient analysis was to understand if the differential output voltage ( $V_{OD}$ ) at the receiver node provided enough noise margin given the simulated data rate and number of nodes.

# 2.5.3.1 Simulation Setup

Image 29 shows the TINA simulation schematic for the multi-node setup using a cable model. The schematic consists of a transmitter node, a receiver node, and a node intended to mimic the effect of loading the network with multiple nodes. There is 500 feet of cable between the transmitter node and the multi-node load, and another 500 feet of cable between the multi-node load and the receiver node. The cable model was developed as described in <sup>#</sup> 2.5.2. The TINA simulation model uses an excitation source and several voltage probes are also used to analyze the network response over time.





# 图 29. Multi-Node Network With Cable Model Simulation



The simulation has the following main sections:

- Transmitter node: Consists of the excitation source, transceiver, and power source.
  - Excitation Source (VG2): 2.5-V square wave with programmable frequency (set to 32 kHz).
  - 24-V DC power source (V1): Coupled to bus through L1, L2 as calculated in  $\ddagger$  2.4.2.
  - HVD1786 transceiver (U7): Coupled to the bus through C1, C2 as calculated in  $\ddagger$  2.4.2.
- Receiver node: Consists of transceiver and power rail load.
  - HVD1786 transceiver (U5): Coupled to the bus through C7, C8 as calculated in  $\ddagger$  2.4.2.
  - Power rail load (C3, R4): Simulated power load at the receiver end. For this simulation R4 = 10 kΩ and C3 = 10  $\mu$ F. At 24 VDC, the load is approximately 58 mW. The power load is coupled to the bus through L5, L6 as calculated in  $\ddagger$  2.4.2.
- Multi-Node Load: Simulated network load on the data bus and the power rail.
  - HVD1786 transceiver (U4): Each transceiver on the network is coupled to the bus through a coupling network (C5, C6). The capacitor value is calculated for one node as in <sup>††</sup> 2.4.2 and scaled using C × (#nodes-2), where #nodes is the total number of nodes.
  - Transceiver Load (R2): The component R2 represents the multi-node load looking into all the transceivers on the network. A single HVD1786 has a maximum bus input current spec of 125 μA at 12 V which is equivalent to a 96-kΩ load. For a differential signal the leakage current doubles to 192 kΩ. The total load resistance R2 is scaled as R2 / (#nodes-3).
  - Power Rail Load (C4, R3): The components C4 and R3 represent the load for the multiple nodes on the power rail. These components are scaled as C × (#nodes-2) and R / (#nodes-2), where C and R are taken from the receiver node power load component calculations (C3, R4). Each load is coupled to the bus through a coupling network (L3, L4). The inductor value is calculated for one node as in † 2.4.2 and scaled using L / (#nodes-2). Similarly, the equivalent series resistance (R<sub>ser</sub>) of the inductors is calculated for one node and scaled as R<sub>ser</sub> / (#nodes-2).
- Cable Segments: Two 500-foot cable segments connect the transmitter node, the multi-node load, and the receiver node.


Voltage probes were placed at different points to capture the transient response of the circuit.

注: Simulation does not include failsafe biasing for a defined DC differential level during idle. Failsafe biasing will reduce the number of nodes. See 节 2.4.1.6 and 节 2.4.1.7.

# 2.5.3.2 Simulation Results

The simulation results in [8] 30 show that V<sub>OD</sub> = 715 mV at the receiver node. Also, the receiver node output, RXD2, equals the transmitter node input. The output waveform VM2 shows the 24-V DC supply at the receiver node.





#### 图 30. Multi-Node Simulation With Cable Model Results (128 Nodes, 64 kbps Data Rate)

# 2.6 Design Files

#### 2.6.1 Simulation Files

To download the TINA-TI simulation files, see the design files at TIDA-010035.

# 3 Related Documentation

- 1. Stiles, J. (2005). *The Lumped Element Circuit Model for Transmission Lines*. The University of Kansas, The Information and Telecommunication Technology Center (ITTC). Retrieved from http://www.ittc.ku.edu/~jstiles/723/handouts/2\_1\_Lumped\_Element\_Circuit\_Model\_package.pdf
- Hensen, C., and Shulz, W., and Schwarze, S. (March 1999). Characterization, Measurement and Modeling of Medium Voltage Power-Line Cables for High Data Rate Communication. Proc Int. Symp. Power Line Commun. Its Appl. pp. 37-44
- 3. Pavincich, M. (February 2018). *Characteristic Impedance of Cables at High and Low Frequencies*. Retrieved from http://home.mira.net/~marcop/ciocahalf.htm
- (2014). ECE 391 Transmission Lines Supplemental Notes #1. Oregon State University. College of Engineering. Retrieved from http://web.engr.oregonstate.edu/~traylor/ece391/Andreas\_slides/ECE391-S14-Lect1-web.pdf
- 5. (February 2012). Characteristic Cable Impedance-Digibridge 5. IET Labs, Inc.
- 6. Vaden, S., and Zimmerman, G. (March 2017). *Length vs. IL-Bandwidth vs. Wire Gauge*. IEEE P802.3cg 10 Mbps Single Pair Ethernet Task Force. 802.3 Plenary Meeting. Retrieved from *Length vs. IL-Bandwidth vs. Wire Gauge*
- 7. Texas Instruments, The RS-483 Design Guide
- 8. Texas Instruments, RS-485 Power Over Bus Reference Design



#### Related Documentation

# 3.1 商标

TINA-TI, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

# 3.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

# 4 About the Author

**GUSTAVO MARTINEZ** is a senior systems architect at Texas Instruments where he is responsible for developing reference designs for industrial applications. Gustavo has ample experience developing system reference designs for the Smart Grid and home automation segments, which include high performance application processors, floating-point digital signal processors, and RF technology. Gustavo obtained his master of electrical engineering degree from the University of Houston and his bachelor of science in electrical engineering degree from the University of Texas at El Paso.

**DAVID STOUT** is a systems designer at Texas Instruments, where he is responsible for developing reference designs in the industrial segment. David has over 18 years of experience designing Analog, Mixed-Signal, and RF ICs with more than 14 years focused on products for the industrial semiconductor market. David earned his bachelor of science in electrical engineering (BSEE) degree from Louisiana State University, Baton Rouge, Louisiana and a master of science in electrical engineering (MSEE) degree from the University of Texas at Dallas, Richardson, Texas.

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司