



## 说明

该汽车参考设计详细展示了制动灯和尾灯的解决方案。汽车电池直接为该设计中使用的 TPS92830-Q1 线性发光二极管 (LED) 控制器供电，从而允许设计人员使用同一 LED 实现两种功能。该参考设计还具有强大的电磁兼容性 (EMC) 性能并提供全面的保护和诊断。

## 资源

TIDA-01374  
TPS92830-Q1

设计文件夹  
产品文件夹




咨询我们的 E2E 专家

## 特性

- 汽车电池电源
- 符合 CISPR 25 传导和辐射发射标准并通过了 ISO11452-4 大电流注入 (BCI) 测试
- 借助器件内部脉宽调制 (PWM) 发生器实现制动灯和尾灯重复使用
- LED 灯串开路、接地短路和电池短路诊断以及自动恢复
- 故障总线可配置为“连带失效”或“仅失效的通道关闭”
- 使用模拟调光输入引脚实现 LED 分档功能

## 应用

- 汽车后灯（制动灯和尾灯）



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

## 1 System Description

Automotive stop lights and tail lights often reuse the same LEDs with two levels of brightness. This reference design offers a dual-brightness solution for stop- and tail-light reuse applications, using the integrated PWM generator of the TPS92830-Q1 controller. Two devices are cascaded by a synchronization PWMOUT output.

Using linear devices, this design has a satisfactory EMC performance that meets CISPR 25 Class-5 conducted emission and radiated emission standards and passes the ISO11452-4 BCI test.

This design provides the LEDs and devices with protection from LED string short-to-ground and open-circuit faults, with auto recovery. The LED open-circuit detection is disabled to avoid false diagnostics on an output channel resulting from a low supply voltage. By using different FAULT bus configurations, the designer can configure the system as one-fails-all-fail or only-failed-channel-off.

In the design, by using bin-setting resistors for analog dimming, the device can realize LED-bin brightness correction. In addition, the LED current can be reduced when the input voltage is higher than 18 V, to protect the MOSFETs from overheating.

### 1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATION
Input voltage range	9 V to 16 V
Output current (tail light)	150 mA/CH with 20% duty cycle
Output current (stop light)	150 mA/CH
LED number	3s6p
LED type	LR H9GP, OSRAM

## 2 System Overview

### 2.1 Block Diagram




图 1. TIDA-01374 Block Diagram

### 2.2 Highlighted Products


#### 2.2.1 TPS92830-Q1

The TPS92830-Q1 device is an advanced, automotive-grade, high-side, constant-current, linear LED controller, which delivers high current using external N-channel MOSFETs. The device has a full set of features for automotive applications. Each channel of the TPS92830-Q1 device independently sets the channel current using the sense resistor value. An internal, precision, constant-current, regulation loop senses the channel current by the voltage across the sense resistor and controls the gate voltage of the N-channel MOSFET accordingly. The device also integrates a two-stage charge pump for low-dropout operation. The charge-pump voltage is high enough to support a wide selection of N-channel MOSFETs. PWM dimming allows multiple sources for flexibility: internal PWM generator, external PWM inputs, or power-supply dimming. Various diagnostic and protection features specially designed for automotive applications help to improve the system robustness and ease of use. A one-fails-all-fail FAULT bus supports TPS92830-Q1 operation, together with the TPS92630-Q1, TPS92638-Q1, and TPS9261x-Q1 family of devices, to fulfill various fault-handling requirements.

For more information on the TPS92830-Q1 device used in this reference design, see the [TPS92830-Q1 product folder](#).

### 3 System Design Theory

This reference design uses two TPS92830-Q1, linear LED controllers to drive six red LED strings. The TPS92830-Q1 device provides a precision PWM generator to realize the dual-brightness output control for automotive stop and tail light applications. Two devices are cascaded by a synchronization PWMOUT output. With a full set of features from the TPS92830-Q1, the design can realize various functions with simple external circuits. [图 2](#) shows the schematic of the design. The following subsections provide details on the design.



**图 2. TIDA-01374 Schematic**

### 3.1 Dual-Brightness Design

#### 3.1.1 Dual-Brightness Control

This reference design uses the same set of LEDs to illuminate both automotive stop and tail lights. The LEDs can operate at two different brightness levels. One way to set the brightness level is through analog dimming, which means the LEDs always operate at a 100% duty cycle, and the maximum current through the LEDs varies to the required level of brightness. However, differing levels of LED current may affect the LED color temperature. The other option is to use PWM dimming, which can achieve the desired dimming ratio with the same color temperature.

The TPS92830-Q1 device provides an integrated precision-PWM generator for on-chip PWM dimming. An external RC circuit sets the duty cycle and frequency of the PWM signal, as shown in [图 2](#). The device can flexibly switch between the internal PWM modulation mode and the 100% duty cycle mode by using the FD input. When the FD pin is low, the channel PWM depends on the internal PWM generator. When the FD pin is high, the internal PWM generator is bypassed, and the PWM inputs take complete control of the output. Moreover, the device supports open-drain PWMOUT for synchronization between devices.

Each device can be connected as a master, which generates PWM, or as a slave, which relies on external PWM sources.

In this design, by connecting PWMOUT of U1 (TPS92830-Q1) to three PWM inputs of U2 (TPS92830-Q1), the two devices are in a master-slave configuration. When the STOP terminal is connected to the battery, the FD input of U1 is high. The output current of U1 is 150 mA per channel at a 100% duty cycle. Also, PWMOUT of U1 is high, so the output current of U2 is also at full duty cycle. The LED strings work in stop mode. When the TAIL terminal is connected to the battery, the FD input of U1 is low. The output current of U1 and U2 is at a 20% duty cycle and 400 Hz, as the external RC circuit sets. The LED strings work in tail light mode.

#### 3.1.2 LED Current Design

The TPS92830-Q1 device has three independent, constant, current-driving channels. Each channel sets the channel current with an external, high-side, current-sense resistor,  $R_{SNSx}$ . The channel current is set as  $V_{(CS\_REG)} / R_{SNSx}$ .

Considering the analog dimming pin, ICTRL, is used for LED-bin brightness correction, the current-sense voltage,  $V_{(CS\_REG)}$ , is reduced using a dimming ratio,  $k_{(ICTRL\_DIM)}$ . The voltage across the sense resistor and the output current are reduced if the ICTRL voltage,  $V_{(ICTRL)}$ , decreases. [图 3](#) shows the analog dimming ratio versus the  $V_{(ICTRL)}$  voltage. In the linear region, the analog dimming ratio can be calculated using [公式 1](#).




图 3. Analog Dimming Ratio

$$k_{(ICTRL\_DIM)} = \frac{V_{(ICTRL)}}{1.475 \text{ V}} \times 100\% = \frac{I_{(ICTRL\_pullup)} \times R_{Bin}}{1.475 \text{ V}} \times 100\%$$

where

- $I_{(ICTRL\_pullup)}$  is the ICTRL, internal pull-up current (typically 0.985 mA).
  - $R_{Bin}$  is the bin-setting resistor connected between ICTRL and GND.
- (1)

In this design, the current for each LED string is set at 150 mA, so the current-sense resistors can be calculated using 公式 2.

$$R1(R18) = R2(R19) = R6(R21) = \frac{V_{(CS\_REG)} \times k_{(ICTRL\_DIM)}}{I_{(CH)}} = \frac{0.295 \times 0.985 \times R_{Bin}}{150 \times 1.475}$$

where

- $V_{(CS\_REG)}$  is the current-sense resistor-regulation voltage (typically 295 mV).
  - $I_{(CH)}$  is the channel current.
- (2)

In this design, use 750- $\Omega$  resistors for  $R_{Bin}$ , R11 and R24. Use 1.0- $\Omega$  resistors for R1 (R18), R2 (R19) and R6 (R21). Designers can use bin-setting resistors of different value to adjust the output current if using LEDs from different bins, while the current-sense resistors can remain unchanged.

### 3.1.3 PWM Generator Design

As 节 3.1.1 描述, the designer must generate a 20% duty cycle and 400-Hz frequency PWM output to implement the tail light function. The PWM generator uses reference current  $2 \times I_{(IREF)}$  as the internal charge current,  $I_{(PWMCHG)}$ . The recommended value of the reference resistors R5 and R20 in 图 2 is 8 k $\Omega$ . Select 8.06-k $\Omega$  resistors in this design.

Use external resistor R13 and C12 to set the PWM cycle time and duty cycle as required (see 公式 3 和 公式 4).

$$D_{(Tail)} = \frac{\ln \left( \frac{V_{(PWMCHG\_th\_falling)} - I_{(PWMCHG)} \times R13}{V_{(PWMCHG\_th\_rising)} - I_{(PWMCHG)} \times R13} \right)}{\ln \left( \frac{V_{(PWMCHG\_th\_falling)} - I_{(PWMCHG)} \times R13}{V_{(PWMCHG\_th\_rising)} - I_{(PWMCHG)} \times R13} \right) + \ln \left( \frac{V_{(PWMCHG\_th\_rising)}}{V_{(PWMCHG\_th\_falling)}} \right)} \quad (3)$$

$$f_{(Tail)} = \frac{1}{R13 \times C12 \times \left[ \ln\left(\frac{V_{(PWMCHG\_th\_falling)} - I_{(PWMCHG)} \times R13}{V_{(PWMCHG\_th\_rising)} - I_{(PWMCHG)} \times R13}\right) + \ln\left(\frac{V_{(PWMCHG\_th\_rising)}}{V_{(PWMCHG\_th\_falling)}}\right) \right]} \quad (4)$$

R13 can be derived as follows in [公式 5](#).

$$R13 = \frac{V_{(PWMCHG\_th\_falling)} \times \left( \frac{V_{(PWMCHG\_th\_falling)}}{V_{(PWMCHG\_th\_rising)}} \right)^{\frac{D_{(Tail)}}{1-D_{(Tail)}}} - V_{(PWMCHG\_th\_rising)}}{I_{(PWMCHG)} \left[ \left( \frac{V_{(PWMCHG\_th\_falling)}}{V_{(PWMCHG\_th\_rising)}} \right)^{\frac{D_{(Tail)}}{1-D_{(Tail)}}} - 1 \right]}$$

where

- $D_{(Tail)} = 0.2$
- $f_{(Tail)} = 400$
- $V_{(PWMCHG\_th\_rising)}$  is typically 1.48 V.
- $V_{(PWMCHG\_th\_falling)}$  is typically 0.8 V [\(1\)](#).
- $I_{(PWMCHG)}$  is typically 200  $\mu$ A [\(1\)](#).

(1) Data sheet value; see the data sheet for a detailed calculation description. [\(5\)](#)

C12 can be derived as follows in [公式 6](#).

$$C12 = \frac{1-D_{(Tail)}}{R13 \times f_{(Tail)} \times \ln \left( \frac{V_{(PWMCHG\_th\_rising)}}{V_{(PWMCHG\_th\_falling)}} \right)} \quad (6)$$

[公式 3](#) shows that the duty cycle is only dependent on R13 and has nothing to do with C12, so the capacitance variation of C12 has no impact on the precision of the duty cycle.

According to the calculation, use  $R13 = 28 \text{ k}\Omega$  and  $C12 = 0.12 \text{ }\mu\text{F}$  in the design.

Because U2 is connected as a slave, the PWM input of U2 is connected to PWMOUT of U1 for synchronization. FD of U2 is pulled up to VIN and the PWM-generator oscillation stops. PWMCHG of U2 is connected to ground directly.

### 3.2 Charge Pump Design

The TPS92830-Q1 device uses a two-stage charge pump to generate the high-side gate-drive voltage, as shown in [图 2](#). The charge pump is a voltage tripler using external flying capacitors C6 (C19) and C8 (C21) and storage capacitor C10 (C23). The charge-pump voltage is high enough to support a wide selection of N-channel MOSFETs. Recommended capacitance for C6 (C19) and C8 (C21) and C10 (C23) is 10 nF, 10 nF and 150 nF.

### 3.3 MOSFET Driving Circuits

To ensure control-loop stability, the drive circuit requires sufficient gate-to-source capacitance ( $C_{GS}$ ) on the MOSFETs. TI recommends the minimum total gate-to-source capacitance on the MOSFETs is 4 nF. For the NVD3055-150 MOSFET, TI recommends placing additional capacitors across the gate and source terminals, because  $C_{GS}$  is smaller than 1 nF. Use  $C2 (C15) = C7 (C20) = C11 (C24) = 4.7 \text{ nF}$ .


### 3.4 LED Fault Design

The TPS92830-Q1 device provides advanced diagnostics and fault protection methods for this design. The device can detect and protect the system from LED output short-to-GND, LED output open-circuit, and device overtemperature scenarios.

The TPS92830-Q1 supports flexible, FAULT bus diagnostic, which can be configured as one-fails—all-fail or only-failed-channel-off, based on legislative requirements and application conditions. Setting resistor R12 enables and disables the one-fails—all-fail function.

In [图 4](#), when R12 is not mounted, the FAULT pin is floating. During normal operation, an internal pull-up current source weakly pulls up the FAULT pin. If any fault scenario occurs, an internal pulldown current source strongly pulls the FAULT pin low. All outputs shut down for protection, which effectively realizes the one-fails—all-fail function. The faulty channel continually retries until the fault condition is removed. The designer can also connect the FAULT bus to an MCU for fault reporting.


If R12 is mounted, the FAULT pin is externally pulled up. The one-fails—all-fail function is disabled and only the faulty channel is turned off. A 16-V Zener diode (D10) is used to prevent the FAULT pin from overvoltage, because the recommended maximum operating voltage for the FAULT pin is 20 V.



**图 4. Fault Bus Configuration of TPS92830-Q1**

### 3.5 DIAGEN, DERATE, and PWM Threshold Setting

[图 5](#) shows a schematic of the DIAGEN, DERATE, and PWM threshold setting.



**图 5. DIAGEN, DERATE, and PWM Threshold Setting**

#### 3.5.1 DIAGEN Setting

When the input voltage is not high enough to keep the external N-channel MOSFET in the constant-current saturation region, the TPS92830-Q1 device works in low-dropout mode. In low-dropout mode, the LED open-circuit detection must be disabled through the DIAGEN input. Otherwise, the dropout mode would be treated as an LED open-circuit fault.

In this design, LED open detection is enabled when  $V_{IN} > 9$  V. Use [公式 7](#) to set the resistor dividers R7 (R22) and R14 (R26).

$$K_{(RES\_DIAGEN)} = \frac{R14(R26)}{R7(R22) + R14(R26)} = \frac{V_{IH(DIAGEN, max)}}{9}$$

where

- $V_{IH(DIAGEN, max)}$  is the maximum-input logic-high voltage for the DIAGEN pin in the data sheet (1.255 V). (7)

Set  $R7$  ( $R22$ ) = 124 kΩ and  $R14$  ( $R26$ ) = 20 kΩ.

### 3.5.2 DERATE Setting

The TPS92830-Q1 device has an integrated output-current derating function. Voltage across the sense resistor is reduced if the DERATE pin voltage ( $V_{(DERATE)}$ ) increases, so that the output current is reduced as well. 图 6 shows the output-current derating profile.

With an external resistor divider,  $R8$  ( $R23$ ) and  $R15$  ( $R27$ ), connected from  $V_{IN}$  to set the  $V_{(DERATE)}$  voltage, as shown in 图 5, the current is reduced when  $V_{IN}$  rises above the set level. Therefore, the current derating function can be used to limit power dissipation in external MOSFETs and LEDs, to prevent thermal damage at a high-input voltage.




图 6. Output-Current Derating Profile

In this design, the output current is configured to be reduced when  $V_{IN} > 18$  V, with the output-current derating feature. Use 公式 8 to set the resistor divider ratio.

$$K_{(RES\_DERATE)} = \frac{R15(R27)}{R8(R23) + R15(R27)} = \frac{V_{(DERATE\_FULL)}}{18}$$

where

- $V_{(DERATE\_FULL)}$  is the full-range DERATE voltage in the data sheet (1.83 V). (8)

Set  $R8$  ( $R23$ ) = 182 kΩ and  $R15$  ( $R27$ ) = 20 kΩ.

### 3.5.3 PWM Threshold Setting

With the wide range of battery voltages in modern automotive systems, a common requirement among car OEMs is to turn LEDs off when the battery voltage is below the minimal voltage threshold. In this design, the three channels are designed to be enabled when  $V_{IN} > 6$  V. PWM1 to PWM3 are connected together with a resistor divider, R9 and R16. Use 公式 9 to set the resistor-divider ratio.

$$K_{(RES\_PWM)} = \frac{R16}{R9 + R16} = \frac{V_{IH(PWMx, max)}}{6}$$

where

- $V_{IH(PWMx, max)}$  is the maximum-input logic-high voltage for PWM in the data sheet (1.248 V). (9)

Set R9 = 75 kΩ and R16 = 20 kΩ.

## 4 Getting Started Hardware

The following steps outline the hardware setup (see [图 7](#)).

1. Connect a 12-V DC power supply across terminals TAIL and GND, to enable the tail-light function.
2. Connect a 12-V DC power supply across terminals STOP and GND, to enable the stop-light function.



**图 7. TIDA-01374 Board**

## 5 Testing and Results

### 5.1 System-Input Current Tested Under Different Brightness Levels


With supply voltage applied to stop light input and tail light input, the device operates at 100% duty cycle and 20% duty cycle, respectively, achieving different brightness levels. [表 2](#) lists the system-input currents tested under two different brightness levels.

**表 2. System Input Current**


FUNCTION	BRIGHTNESS	INPUT VOLTAGE	INPUT AVERAGE CURRENT
Stop light	100%	9 V	903 mA
		12 V	903 mA
		16 V	902 mA
Tail light	20%	9 V	188 mA
		12 V	188 mA
		16 V	188 mA

## 5.2 Waveforms

图 8 和 图 9 展示了停止和尾灯功能下的输入电压和输入电流波形。



**图 8. Stop-Function Waveform  
CH3: Supply Voltage and CH4: Input Current**



**图 9. Tail-Light Function Waveform  
CH3: Supply Voltage and CH4: Input Current**

### 5.3 Thermal Results

图 10 和 图 11 展示了设计在作为刹车和尾灯运行时的红外热像图。输入电压为 12 V，环境温度为 25°C。




图 10. Thermal Image of Stop-Light Function  
at 25°C, 12-V Input Voltage




图 11. Thermal Image of Tail-Light Function  
at 25°C, 12-V Input Voltage

## 5.4 EMC Test Results

This reference design is compliant with several EMC standards that are important for automotive applications. The design has been tested against the CISPR 25 conducted and radiated emissions standard and ISO11452-4 BCI standard at a qualified third-party facility. The following subsections provide the test results.

### 5.4.1 Conducted and Radiated Emissions Test

CISPR 25 is the automotive EMI standard that most OEMs reference for requirements. Both conducted and radiated emissions tests for this design were completed against the CISPR 25 standards. The test was conducted at 13.5 V input when operating at the stop function mode.

表 3 lists the summarized results of both the conducted and radiated portions of the tests across different operating points and test conditions. For the test setup, test equipment, limits, and detailed test results, see the official test report at [TIDA-01374](#).

**表 3. Conducted and Radiated Emissions Test Results Summary**

RADIATED EMISSION (ALSE METHOD) - CISPR25: 2008					
FREQUENCY BAND (MHz)	ANTENNA POLARIZATION	MEASUREMENT SYSTEM BANDWIDTH	DETECTION SCHEME	TEST LIMIT	TEST RESULT DESCRIPTION
0.15 to 30	V	9 kHz	PK/QP/AV	CISPR25: 2008 Class 5	Meets requirement
30 to 200	V	120 kHz	PK/QP/AV		Meets requirement
	H	120 kHz	PK/QP/AV		Meets requirement
200 to 1000	V	120 kHz	PK/QP/AV		Meets requirement
	H	120 kHz	PK/QP/AV		Meets requirement
1000 to 2500	V	9/120 kHz	PK/AV		Meets requirement
	H	9/120 kHz	PK/AV		Meets requirement
CONDUCTED EMISSION (VOLTAGE MODE) - CISPR25: 2008					
FREQUENCY BAND (MHz)	SUPPLY LINE POLARITY	MEASUREMENT SYSTEM BANDWIDTH	DETECTION SCHEME	TEST LIMIT	TEST RESULTS DESCRIPTION
0.15 to approximately 108	Positive	9/120 kHz	PK/QP/AV	CISPR25: 2008 Class 5	Meets requirement
	Negative	9/120 kHz	PK/QP/AV		Meets requirement

### 5.4.2 BCI Test

The BCI test for this design was conducted against the ISO11452-4 standard and at a 13.5-V input when operating in stop mode. 表 4 和 表 5 list the test requirement and acceptance criteria of the BCI test. 表 6 summarizes the test results. For the test setup, test equipment, limits, and detailed test results, see the official test report at [TIDA-01374](#).

**表 4. BCI Test Requirement**

BULK CURRENT INJECTION-ISO11452-4: 2011			
FREQUENCY (MHz)	FREQUENCY STEP SIZE (MHz)	DWELL TIME (sec)	TEST LEVEL (mA)
1 to 10	1	2	200
10 to 200	5	2	200
200 to 400	10	2	200

**表 5. BCI Test Acceptance Criteria**

WORKING MODE	MONITORING PARAMETERS	ACCEPTANCE	TEST LEVEL	STATUS
Mode 1	Brightness of light	No obvious phenomenon	200 mA	Class A

**表 6. BCI Test Results Summary**

FREQUENCY BAND (MHz)	INJECTION MODE	POSITION (mm)	MODULATION	TEST LEVEL	TEST RESULTS DESCRIPTION
1 to 400	CBCI	150	CW	200 mA	No obvious phenomenon
			AM		No obvious phenomenon
		450	CW		No obvious phenomenon
			AM		No obvious phenomenon
		750	CW		No obvious phenomenon
			AM		No obvious phenomenon

## 6 Design Files

### 6.1 Schematics

To download the schematics, see the design files at [TIDA-01374](#).

### 6.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01374](#).

### 6.3 PCB Layout Recommendations

This design relies on external MOSFETs to dissipate heat. The thermal performance of the design is highly dependent on the cooling conditions of the MOSFETs and LEDs. A good printed-circuit board (PCB) design can optimize heat transfer, which is essential for long-term reliability. Consider the following PCB layout recommendations:

- Increase copper thickness or use metal-based boards if possible. Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. Place thermal vias on the thermal dissipation area to further improve the thermal dissipation capability.
- The current path starts from IN through the sense-resistors, MOSFETs, and LEDs to GND. Wide traces are helpful to reduce parasitic resistance along the current path.
- Place capacitors, especially charge-pump capacitors, close to the device to make the current path as short as possible.

#### 6.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01374](#).

### 6.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01374](#).

### 6.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01374](#).

### 6.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01374](#).

## 7 Related Documentation

1. CISPR 25, Edition 3.0, 2008-03, *Vehicles, Boats and Internal Combustion Engines – Radio Disturbance Characteristics – Limits and Methods of Measurement for the Protection of On-Board Receivers*
2. ISO11452-4, Edition 4, 2011-12, *Road vehicles — Component test methods for electrical disturbances from narrowband radiated electromagnetic energy — Part 4: Harness excitation methods*
3. Texas Instruments, [TPS92830-Q1 3-Channel High-Current Linear LED Controller](#), data sheet

### 7.1 商标

All trademarks are the property of their respective owners.

## 有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。你就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能而设计。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、**评估模块** 和样品 (<http://www.ti.com/sc/docs/samptersms.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司