TI Designs: TIDA-01474 低延迟高速 TI DLP[®]数字投影参考设计

🐺 Texas Instruments

说明

此投影参考设计展示了 DLP®技术子系统,该子系统可 以高达 120 帧/秒 (fps) 的速度显示图像,而只延迟一 帧。此设计的重点在于设计中采用的 DLP470NE 1080p 数字微镜器件 (DMD),可以以

120Hz 的帧速率显示 1920×1080 分辨率的图像。该设 计可集成到各种终端设备(如游戏、家庭影院、激光电 视和仿真)中。许多个人电子与视频仿真 应用 都需要 高帧速率、低延迟的解决方案来显示快速移动的高质量 数据,避免视频源和投影图像之间发生系统延迟。

资源

TIDA-01474	
DLP470NE	
DLPC4422	
DLPA100	
TPS65145	

设计文件夹 产品文件夹 产品文件夹 产品文件夹 产品文件夹 产品文件夹

咨询我们的 E2E 专家

TI E2E^m Community

特性

- 能够以 50Hz、
 60Hz、100Hz 和 120Hz 的帧频率生成 1920×1080
 图像或全高清 1080p 分辨率的 DLP470NE
- 低延迟设计在整个 DLPC4422 子系统中仅产生一帧 的延迟
- 高 DMD 热性能可使系统实现高达 4000 lumens的亮 度
- 可用于对 DLPC4422 显示控制器进行编程的 PC 软件 GUI

应用

- 激光电视、电视、机顶盒和音频
- 家庭影院、投影仪
- 游戏、电视、机顶盒和音频
- 驾驶舱显示、抬头显示 (HUD)、飞行训练模拟器、 航天、航空电子和国防



Copyright © 2017, Texas Instruments Incorporated

该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

A



1 System Description

The DLP® 0.47-in 1080p high-speed, low-latency chipset combines the fast switching speed of the digital micromirror device (DMD) with unique image processing to enable display systems capable of creating 120-Hz full HD images with only one frame of delay through the TI subsystem. The TIDA-01474 reference design can be used for applications ranging from ultra-short throw laser TV with gaming applications in mind to flight training simulators and flight deck display solutions where up-to-date information and response time are critical. The chipset comprises the high-resolution DLP470NE DMD, the high-speed DLPC4422 digital controller, and dedicated DLPA100 power management integrated circuit (IC) and motor driver. Designers can combine these devices with many different optical and mechanical components to meet diverse display and performance-level requirements.

This reference design provides details on electrical component selection, high-speed data trace routing, electrical and software control of the DLP470NE DMD, as well as optical design choices such as illumination type and third-party optical engine information. The TIDA-01474 reference design explains how engineers and developers can incorporate this chipset to deliver high resolution and high brightness displays in an end product.

1.1 Key System Specifications

DADAMETED	SPECIFICATIONS MINIMUM NOMINAL MAXIMUM				
PARAMETER					
V _{IN} voltage	10.8 V 12 V 13.2 V		13.2 V		
Power consumption	Overall system power consumption depends on light source and power design efficiency. The TI reference electronics subsystem, which does not include a light source, draws 10 W including fans.				
Required software	The software for DLPC4422 to control the DMD, fans, light source, and so forth are provided on TI.com. The system designer has the flexibility to control software features such as color coordinate adjustment, color space conversion, programmable degamma, and many other features. See <i>Software Files</i> for more information.				
DMD handling	See <i>PCB Design Requirements for DLP® Standard TRP Digital Micromirror Devices</i> for proper handling and installation of the DMD to avoid permanently damaging the device[5].				
DMD thermal load	The DMD is designed to absorb and dissipate heat on the back of the package. A cooling system is often required in system designs to maintain the DMD within the temperature range specified in the data sheet. For example, the array temperature must be kept between 10°C and 40°C or 10°C and 70°C for long-term operation depending on the desired DMD duty cycle. For more information, see the DLP470NE data sheet[1].				
DMD illumination wavelength	< 395 nm: maximum 2 mW/cm2				
and power for display	Between 395 nm and 800 nm: thermally limited				
applications > 800 nm: maximum 10 mW/cm2					
Maximum projected lumens	4000 lm				
Display resolution	Up to full HD (1920 × 1080 pixels on screen)				
Supported light sources	Lamp, light-emitting diode (LED), direct laser, laser phosphor, and hybrid illumination				
Optical engine design	The DLP470NE supports both telecentric and non-telecentric optical engine designs				

表 1. Key System Specifications



2 System Overview

2.1 Block Diagram



图 1. System Block Diagram

2.2 Applications

At the time of this writing, laser TV is an emerging group of products that offer large, bright projection by utilizing a laser light source. Laser light sources are considered longer lasting, more efficient, and more compact than traditional lamps. Laser TV can be incorporated into a wide array of electronic media devices such as a home-theater-in-a-box (HTiB), mobile smart TV, or mobile projectors. Furthermore, the low latency capabilities of this reference design provides a good pairing with video game consoles because limiting input delay from the controller to the screen is important to the video game experience. Due to the high brightness of the laser illumination source, laser TVs can provide a high-quality image or video with low latency without the requirement of a bulky screen. Developers interested in ultra-low-power solutions should reference DLP® Pico[™] products.

The flight deck and aviation heads-up display is a key source of information with which pilots interact in an aircraft. This application must be able to display data with as little delay as possible. With this reference design, developers are able to use DLP technology to bring high-quality images at low latency to the pilot, which can allow the pilot to make the proper adjustments in a timely manner. The flexibility of the DLP470NE chipset makes it well suited for both flight deck display systems and ground-based flight training simulators.



2.3 Highlighted Products

2.3.1 DLP470NE

The DLP470NE DMD is based on the latest micromirror technology, called Tilt & Roll Pixel (TRP). With a small pixel pitch of 5.4 μ m and increased tilt angle of 17°, TRP chipsets enable high resolution in a smaller form factor and enhanced image processing features while maintaining high optical efficiency. The block diagram in $\boxed{8}$ 2 shows a high-level view of the internal hardware control circuitry inside the DLP470NE DMD.

DLP470NE features:

- 0.47-in diagonal micromirror array
 - 1920×1080 array of aluminum micromirrors
 - 5.4-µm micromirror pitch
 - 17° micromirror tilt (relative to a flat surface)
 - Bottom illumination
- Two low-voltage differential signaling (LVDS) input data bus
- High thermal capacity up to 4k lumens





图 2. DLP470NE Block Diagram



System Overview

2.3.2 DLPC4422

The DLPC4422 is a video and imaging controller chip that integrates all the DMD data formatting onto a single integrated circuit. The chip provides 1 Gb of internal dynamic random-access memory (DRAM) for all data path processing requirements. The DLPC4422 processes the digital input image and converts the data into bit-plane format as required by the DLP470NE device. The image data is 100% digital from the DLPC4422 input port to the image projected on the display screen. The image stays in digital form and is never converted into an analog signal.

This reference design utilizes a single DLPC4422 capable of handling all the high-speed image processing required to create a 1080p, 120-Hz image with only one frame of delay through the DLPC4422 controller. ③ 3 shows a functional block diagram of the internal video processing provided by the DLPC4422 controller. Some of the important processing steps include chroma interpolation, color space conversion, and degamma. See the DLPC4422 data sheet for more information on these and other features.

The default operation of the DLPC4422 controller creates two to three frames of delay between the input of the controller and the image on the screen. In this reference design, the DLPC4422 controller delay is reduced to one frame to achieve low latency. To reduce the delay to one frame, the frame rate conversion feature of the controller must be disabled. With the frame rate conversion feature disabled, the DLPC4422 controller only accepts video input at 50 Hz, 60 Hz, 100 Hz, and 120 Hz. The input frame rate passes through the controller unchanged to the final projected image.

DLPC4422 features:

- Provides for two 30-bit input pixel ports, which can be used as one 60-bit port (two pixels per clock)
 - 8, 9, or 10 bits per color
 - Pixel clock support up to 175 MHz for 30-bit input pixel ports, 160 MHz for 60-bit input pixel ports
 - High-speed LVDS DMD interface
- Microprocessor peripherals:
 - 83 original equipment manufacturer (OEM) programmable general-purpose input/output (GPIO) pins
 - Programable pulse-width modulation (PWM) and capture timers
 - One USB 1.1 slave port
- System control
 - Built-in lamp ballast control
 - DMD power and reset driver control
 - DMD horizontal and vertical image flip
 - Supports lamp, hybrid, light-emitting diode (LED), and laser systems







图 3. DLPC4422 Block Diagram



System Overview

2.3.3 DLPA100

The DLPA100 is a power management solution and motor driver in one integrated circuit. The DLPA100 provides multiple linear and switching power regulators to power the DLP470NE, the DLPC4422, and other electronics in the TIDA-01474 reference design. The DLPA100 also contains a three-phase, back electromotive force (BEMF) motor driver and a motor supply switching regulator to power, spin, and control color-wheels and phosphor-wheels if required in an end equipment design. A shows a functional block diagram of the internal logic blocks in the DLPA100. For a more detailed description of these blocks, see the DLPA100 data sheet.

DLPA100 features:

- 2.5-V fixed-, 3.3-V fixed-, 5-V fixed-, and 1.0-V to 3.3-V adjustable switching regulators
- Two adjustable linear regulators with enable
- Power supply sequencing control
- Threes fan drivers
- Three-phase BEMF motor driver and controller
- Motor supply switching regulator





图 4. DLPA100 Block Diagram



System Overview

2.3.4 TPS65145

The TPS65145 offers a compact and small power supply solution to provide all three voltages required to control the DMD. The TPS65145 provides control of the power-up sequencing of the three voltage outputs to ensure a correct power up of the DLP470NE DMD. Due to the high 1.6-MHz switching frequency of the charge pumps, inexpensive and small capacitors can be used. Additionally, the TPS65145 has a system power good output to indicate when all supply rails are acceptable for the DMD. 🛛 5 shows a functional block diagram of the internal logic blocks in the TPS65145. For a more detailed description of these blocks, see the TPS65145 data sheet.

TPS65145 features:

- 2.7-V to 5.8-V input voltage range
- 1.6-MHz fixed switching frequency
- Three independent adjustable outputs
- Internal soft start
- System power good



System Overview



图 5. TPS65145 Block Diagram



3 Getting Started

3.1 Front-End Source Interface

8 6 shows the flow of data in a typical DLP display subsystem from the source all the way to the DMD. The source is fed into either a daughtercard or a front end. The daughtercard or front end then takes the data that is received from the video input and converts the input data into a 24-bit RGB data parallel interface (I/F). This 24-bit RGB data parallel I/F is the main format that the DLPC4422 receives before passing on the correct information to the DMD.



Copyright © 2017, Texas Instruments Incorporated

图 6. Typical DLP Display Subsystem Data Flow

Minimizing the delay in the front end and the DLPC4422 device is required to achieve low latency. To minimize the delay, the frame latency is decreased from three frames to one frame by disabling the frame rate conversion function, which has a two-frame delay (see 3.5 节 for more details). An important thing to note is that the front end can also be the source of video delay in the design. When using a daughtercard, a minimal amount of delay occurs because it acts as a buffer that converts the data from the source to DLPC4422. However, when using a front end, there is extra processing that could add up to a one-frame delay depending on the added processing. Therefore, the selection between using a front end or daughtercard can change the amount of frame delays even with the optimization in the DLPC4422 device.

The DLPC4422 controller accepts low-voltage transistor-transistor logic (LVTTL) input data, which then passes through one or two 30-bit input data ports depending on the input pixel clock and the DLPC4422 controller pixel mode configuration. The DLPC4422 controller supports pixel clocks up to 175 MHz in single pixel mode using one 30-bit port and up to 320 MHz (split into two 160-MHz channels) using two 30-bit ports (60 bits total). The data can be in YUV, YCbCr, or RGB data format and the source can provide 8, 9, or 10 bits of bit depth per color.

See the "Port 1 Input Pixel Interface" table in the DLPC4422 data sheet[2] for the detailed timing requirements for video signals from the front end into the controller.

The front end also sends the I²C command to the DLPC4422 controller to enable low latency mode. For more information on I²C commands, see *DLPC4422 Software Programmer's Guide*[3].

3.2 Hardware

As previously mentioned, the user can apply this reference design to a wide variety of projection and display systems that range from HTiB to flight simulators. The electronics that drive these systems vary greatly to suit the application. This section describes the minimum steps required to make the TIDA-01474 reference operational and to send low latency video and imaging data to the DMD. Any deviation from the reference design may require additional steps before the system is up and running.

3.2.1 Power Supply

TI recommends using an AC power adaptor with a 12-V output at 5 A. TI used the following power supply from PHIHONG: model PSAA60M-120.



3.2.2 Jumpers

Within this design, jumpers are defined as a small conductor capable of shorting two pins on the printedcircuit board (PCB) together. GPIO pins on the DLPC4422 detect this circuit change, which is then used to customize the performance of the reference design. The jumper selections required to make the design operational depend on the design choices made during schematic capture and layout. 表 2 lists the jumpers that must be connected on the PCB to power up a lamp-illuminated system. 图 7 shows the jumper locations on the PCB.

JUMPER	DESCRIPTION PIN FUNCTIONS			
14	Llich ourrent for 5 or for 6	Pins 1,2 connected for high current fan 5		
J4	Figh-current fan 5 of fan 6	Pins 2,3 connected for Fan 6 (Default)		
16	PT 656 port bus switch salast	Uninstalled - BT656 input from front end (default)		
30	BT-050 port bus switch select	Installed - BT656 input from video decode test		
		Pins 1, 2 connected when using DSP option		
J8	Digital signal processor (DSP) reset select	Pins 2, 3 connected when not using DSP (hold in reset)(default)		
J12	Lamp hot or red LED enable	Pins 1, 2 for Solid State Illumination (SSI) system using red LED enable		
		Pins 2, 3 for lamp system using lamp hot		
11.2	DSD ready or LED 7 DM/M	Pins 1, 2 for SSI system using red LED enable		
J13	DSP ready of LED 7 PWM	Pins 2, 3 for connected for SSI system not using DSP (default)		
14.4	DSD interrupt or LED 9 DWM	Pins 1, 2 for SSI system using red LED enable		
J14		Pins 2, 3 for connected for SSI system not using DSP(default)		
115	1 ² C clock soloct for video daughtorcard	Pins 1, 2 connected SCL1 used		
515	TO CLOCK Select for Mued daughtercard	Pins 2, 3 connected SCL0 used (default)		
116	I ² C data for video develtoroord	Pins 1, 2 connected SDA1 used		
510		Pins 2, 3 connected SDA0 used (default)		
117	Hold in boot loader	Uninstalled - Normal operation (default)		
JI7		Installed - Hold in boot loader		
14.0	DSD_D1D9\/ course coloct	Pins 1, 2 connected DSP_P1P8V from DLPA100 1 (default)		
J10		Pins 2, 3 connected DSP_P1P8V from DLPA100 2		
110	EF D1D2)/ source select	Pins 1, 2 connected FE_P1P2V from DLPA100 1 (default)		
515		Pins 2, 3 connected FE_P1P2V from DLPA100 2		
125	Manual reset	Uninstalled - Normal operation (default)		
323		Installed - Hold in reset		
126	Comparator sensor or analog-to-digital	Pins 1, 2 connected ADC integrating sensor (default)		
320	converter (ADC) integrating sensor	Pins 2, 3 connected comparator sensor		
134	Light-to-frequency sensor or ADC integrating	Pins 1, 2 connected ADC integrating sensor (default)		
004	sensor	Pins 2, 3 connected comparator sensor		
J36	Ultra-low-power mode bypass	Do not install		
145	Blue I ED enable or Jamp ballast	Pins 1, 2 connected LED_EN inverted		
545		Pins 2, 3 connected LED_EN not inverted (default)		
J48	Serial peripheral interface (SPI) driver control	Uninstalled - SPI bus from application-specific integrated circuit (ASIC)		
		Installed - SPI bus from DSP		
150		Uninstalled - Half bus mode (default)		
J50 Half bus – Full bus DMD mode		Installed - Full bus mode		

表 2. Jumper Description



表 2. Jumper Description (conti	tinued)
--------------------------------	---------

JUMPER	DESCRIPTION	PIN FUNCTIONS
J51	DMD_P3P3V source select	Pins 1, 2 connected DMD_P3P3V from main DLPA100(default) Pins 2, 3 connected DMD_P3P3V from external switching regulator (for high current DMDs)





图 7. Jumper Location



3.2.3 Connections

The cable connections required to make this reference operational depend on the design choices made during schematic capture and layout. The following list explains the connections required on the PCB to power up an LED-illuminated system.

- DMD, DMD board, flex cables
 - Position the DLP470NE DMD in place on the DMD interposer.
 - Secure the DMD board and DMD against system optics (or leave them on a bench for visual evaluation of DMD mirrors).
 - Attach flex cables from the DMD board to the formatter board—this method varies depending on the choice of flex cable. Follow the instructions as specified by the manufacturer.
- PWM controlled fans
- Keypad

3.2.4 Initialize System

To initialize the system:

- 1. Move switch SW1 to Park
- 2. Apply power to the illumination power supply
- 3. Apply +12-V DC power to the TIDA-01474 electronics
- 4. Move switch SW1 to Run
- 5. Check to confirm heartbeat blinking from diode D11

3.3 Bootloader

This reference design requires software to run the DLPC4422 and to control the DLP470NE DMD. To be able to install the DLPC4422 into the electronics after assembly, the DLPC4422 flash memory must have an ARM bootloader programmed into it. To ensure functionality of the electronics during first start up, TI recommends loading the ARM bootloader into the DLPC4422 flash before the assembly of the electronics. Many third-party flash retailers and PCB assembly shops offer flash loading services with the bootloader binary provided with this reference design.

When the flash has been loaded with the bootloader and assembled onto the PCB, the software for the DLPC4422 can be loaded onto the board from a PC through USB using the DLP Composer[™] Lite GUI.

3.4 Software

The DLPC4422 controller includes a Windows[®] based graphical user interface (GUI) application to control the module through I²C commands. This section provides instructions on how to use features provided by the GUI application to communicate with the DLPC4422 controller.

3.4.1 Set Up DLP Composer[™] Lite GUI

3.4.1.1 System Requirements

The following list shows the minimum recommended system requirements for the DLPC4422 Composer Lite[™] GUI application software:

- PC with 1.4-GHz Pentium® IV CPU or higher
- Microsoft®Windows XP ® SP3 or higher

- 512MB of RAM
- 10MB of free hard-disk space
- USB port

The user must also have an I²C convertor box, for which TI recommends the following resources:

- USB-I2CIO USB interface hardware at: www.devasys.com
- USB-to-I2C professional drivers at: www.i2ctools.com/manuals-and-downloads/

3.4.1.2 DLPC4422 Composer Lite GUI Software Installation

Download the installation setup for DLPC4422 Composer Lite GUI PC software from www.ti.com/product/DLPC4422. Execute the Composer Lite GUI v1.0 Setup.exe file and follow the instructions for software installation.

3.4.1.3 Communication Interface Driver Installation

When using the DLPC4422 Composer Lite GUI, the user must have an established communication link between the DLPC4422 controller and the computer running this software. This communication link allows the user to read and write to the controller from the computer. The DLPC4422 Composer Lite GUI supports I²C. USB communication from a PC does not require any special drivers. Use a USB-to-I2C adapter and install the drivers available for download from the following links to use I²C communication:

- DeVaSys USB-to-I2C driver at www.devasys.com
- USB-to-I2C professional drivers at DLPC4422 Composer Lite GUI: www.ti.com/tool/dlpcsw

3.4.1.4 DLP470NE Software Files

Download the DLP470NE software files. This .zip file contains the flash image and files required to communicate with the DLPC4422 controller.

- DLPC4422_p47_TRP_1080p.img Flash image to configure DLPC4422 controller per illumination
- DLPC4422xf.projector Projector control file used to communicate with the DLPC4422 through the DLP Composer Lite GUI
- FlashDeviceParameters.txt Required by DLP Composer Lite GUI tool to define the flash parameters

3.4.1.5 User Interface Overview

When the installation successfully completes, open the DLP Composer Lite GUI by navigating to $Start \rightarrow All \ Programs$, or open the shortcut provided on the desktop. When the application starts, the GUI screen in 8 pops up. The GUI window contains the sections as highlighted:



Getting Started

www.ti.com.cn

JLP Composer(TM) Lite	
File Edit View Window Help	Menu Bar
X 16 6 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Project × DLP Composer™ Lite Projector Control - Flash Loader - Pico Loader	Tool Bar
	Project Tree Pane
	Tool Pane
≯ Tools	Output Log Window
× Q Find Text	🔹 🔤 Case 🔤 Word 🛛 😨 Filter Review (HTML) 🔹 🐚 🐚 All 🗙 Clear 🇬 Prefs Level: Normal 💌
Projector Control : V7.2 Current Projector files:	A
and a second sec	-
For Help, press F1	NIM
i ai ricipi picari a	INOW 2

图 8. DLP Composer™ Lite GUI

- Project tree pane: The project tree pane lists the projector control tool and flash loader tool, which are
 used to communicate with the DLPC4422 controller. Select a tool to open the associated tool pane and
 any tabs or toolbars.
- Tool pane: The tool pane shows the active panel for the tool selected in the project tree.
- Output log window: The output log window shows information associated with the user's project and is
 mostly used for debugging. The output log window has its own set of tool tabs (projector control and so
 forth) located at the bottom of the window that allows the user to toggle through the various tool output
 logs without changing the active tool in the tool pane.
- Menu bar: The menu bar contains several menus the user can click to access other features, such as editing preferences (*Edit* → *Preferences*).
- Toolbar: This bar contains common support functions for the project selected from the project tree pane.

3.4.1.6 Using Edit Menu

In the Menu bar, select Preferences from the Edit menu to specify the DLP Composer Lite GUI options:

- Output window and logging options
- Communication options
- Flash loader options



3.4.1.7 *PC Interface*

This Composer Lite interface can be used to make run-time changes to the TIDA-01474 reference design as well as to program a flash image to the reference design.

- - DeVaSys www.devasys.com
 - I2C Tools www.i2ctools.com
 - Cypress
- 2. At the end of the dialog box, select 100 kHz as the I^2C speed (see $\underline{8}$ 9).
- 3. Click the OK button.
 - 注: Ignore all of the other listed communication interfaces for this device.

Preferences		
Preferences Output - Memory / Li Output - Font / Spee Communications Flash Loader Pico Loader	Communications Projector Interface I2C Interfaces DeVaSys http://www.devasys.com 12C Tools http://www.i2ctools.com Cypress SPI Interfaces Cypress Cypress	
	Cypress USB Interfaces USB Serial/UART Interfaces Serial port Cinema Interfaces DeVaSys: USB-I2C/I0 Speed: 100 KHz ▼ Enable Debug Logging	
		OK Cancel

图 9. I²C Communication Options

Getting Started



Getting Started

3.4.1.8 Flash Loader Options

- 1. In the menu bar of the DLP Composer GUI, navigate to *Edit* → *Preferences* → *Flash Loader* as 图 10 shows.
- 2. Set the Auto Restart Timer to 30 seconds.
- 3. Select 20000 milliseconds as the Programming Mode Delay.
- 4. At the end of the dialog box, select 100 kHz as the I2C Device Speed (Up to 400 kHz supported).
- 5. Click the OK button.

Preferences	
	Flash Loader
Output - Memory / Li Output - Font / Spee Communications Flash Loader Pico Loader	Auto Restart Timer 30 Seconds
	Programming Mode Delay 20000 Milliseconds
	I2C Device Speed 400 ▼ KHz
	OK Cancel

图 10. Flash Loader Options

Getting Started

3.4.1.9 Using Projector Control

Using Projector Control

The Projector Control tool is used to control a DLPC4422 controller by issuing I²C commands. Use this tool to construct batch files consisting of multiple I²C commands (and other commands) to automate simple tasks when developing and testing a new projector using the *Batch Files* page. Several other pages are available to issue commands and view data.

Using Flash Loader

Use this tool to send a flash image file to a DLPC4422 controller using I^2C . Obtain the flash image file for the DLPC4422 controller (see 6 \ddagger) and copy it onto the PC. After obtaining the flash image, select *Flash Loader* from the *Project* tree pane on the left side of the interface. The *Flash Loader* GUI pops up in the tool pane (see 3 11).

File Edit View Window Help		
1 B 💼 🖪 1% 🤋 🐶		
Project ×		
□-DLP Composer [™] Lite		
- Projector Control		
-Flash Loader	D Lamping	
Pico Loader	Didwae	
Options		
Partial Image Download	(fastest: only updates changed sectors)	
Complete Image Downlo	oad (slowest: downloads entire image)	
Skip Boot Loader	Area: 64 KB 👻	
Erase all sectors		
Enter Sector Range Download	I filmerce Dete to be undeted (in Hov)	
Start DXI	End: 0x0	
	Ling, www	
Flash Tana		
Flash Type	Flach	
Asic Hasii Cosida		
Start Download	d Reset Bus	
Interface: USB vid=0 pid=0	1	
(Use Edit->Preferences to c	configure the communication interface.)	
Roady (to download flach image	
Reduy	to download liash image.	
Image Data (hex)	Checksum (hex)	
Start: 0x00010000	Expected: 0x22B61306	
Size: 0v004D4520	Beturned	
0120.000000101320	riowinou.	
▶ Tools		
Flash Device		
✓ Q Find Text ✓	Case 🔄 Word 🖙 Filter Review (HTML) 🔻	🛍 🛍 All 🗙 Clear 📸 Prefs Level: Normal 👻
Flash Loader : V9.0		A
ort		Ψ
Projector Control Flash Loader Pico Loader USB Errors		
For Help, press F1		NUM

图 11. Flash Loader

To download the flash image, follow these steps:

- 1. Click the *Browse* button to select the filename.
- 2. Set the Sector Range Download parameters (optional).
- 3. Power the device by connecting the USB cable to the PC and ensure connectivity.
- 4. Click the Start Download button to begin the transfer.
- 5. Do not interrupt the power until after the download completes.
 - 注: The *Partial Image Download* option can be used for consecutive downloads. This option compares flash images and only overwrites sectors that are different. *Partial Image Download* can only be used after performing a *Complete Image Download* to the unit at least one time. TI recommends skipping the bootloader option unless the user wants to purposely overwrite the bootloader.

3.5 Low Latency Mode

The default video data delay of the DLPC4422 controller is two to three frames. The *Frame Rate Conversion* feature of the DLPC4422 must be disabled to enable a single frame delay between the input data and the projected image. Note that disabling this feature specifies the DLPC4422 device to support four specific input frame rates: 50 Hz, 60 Hz, 100 Hz, and 120 Hz. The image created by the reference design has the same frame rate as the input video data.

To put the system into low latency mode, the front end processor must send an I²C command to the DLP4422 controller. For more information about I²C commands, see *DLPC4422 Software Programmer's Guide* (DLPU060).

To enable the low latency mode for debugging purposes, DLP Composer Lite can be used to send the I^2C command to the DLPC4422. From the *Project* tree pane, navigate to *Projector Control* \rightarrow *Display*. In the tool pane for the *Display*, toggle the checkbox for *FRC Bypass Mode* to enable or disable low latency mode (see [8] 12).

Project ×	Power Mode	TBG Pattern	Dicolay Brimany Imago	Dieplay Brimany Image (SLAVE)
AOM Configuration Page			Cropped Area Dimensions (wrt Active Area)	Cropped Area Dimensions (wet Active Area)
XPR(tm) Actuator	Power On/Off RESET Get	Test Pattern 0-Red Solid Field ▼ Set Get	cropped Area billensions (with Active Area)	cropped Area billensions (wrc Active Area)
Application Data			Start Pixel: 0 Start Line: 0	Start Pixel: 0 Start Line: 0
Map Editor - AppData.img	Projection Mode	TPG Border Width		
EEPROM		Perder With 1	Pixels Per Line: 0 Lines Per Frame: 0	Pixels Per Line: 0 Lines Per Frame: 0
ColorProfiles	EXTERNAL Set Get	Border Width		
AppDefaults	<u></u>		Display Area Dimensions (wrt DMD)	Display Area Dimensions (wrt DMD)
AppDefaults_SSI	Background Display Mode	TPG Resolution	Start Pixel: 0 Start Line: 0	Start Pixel: 0 Start Line: 0
Calibration_SSI	Insetion Mode Full constrait	Pixels Per Line 640		
E Flash Builder	FOLL SCREEN	Get	Poxels Per Line: 0 Lines Per Frame: 0	Pixels Per Line: 0 Lines Per Frame: 0
0% (0 of 128Mb)	Color BG_BLK Set Get	Lines Per Frame 480		
Elach Loader	Note: On n7 TRP DMD only BLACK color supported		Use Output Display Coordinates Center Output Display	Use Output Display Coordinates
Projector Control		CheckerBoard Size		
	Frame Rate Conversion	Width 0	Set Get	Set Get
Batch Files	Incoming Pate 0	Set Get		
Batch Files	Set	Height 0	Display Offset on DMD	Power Mode (SLAVE)
3D Support	Outgoing Rate 0		X 0 Y 0 See Cee	
Autolock	Get	SFG Resolution		RESET • Get
Color Wheel	Mode FRC_MODE_FIXED -	Pixels 0 Lines 0 Get		
DDP Control/Status			Load Splash Screen	Projection Mode (SLAVE)
EPGA Control	Image Freeze	ere cala	Values are AOM index numbers to splash images	EVTEDNAL Cet
Display	Freeze Set Get	SPG COlor	Splash #1 0 Splash #2 255	UNIT UNIT
DMD		R 🖯 0	Must be J for 2D Solash	Frame Pate Conversion (SLAVE)
Image	Primary Channel Source	G ()		
Image Hue/CCA		B @0	Load Splash	Incoming Rate 0
Lamp/Fans	EXTERNAL_SOURCE Set Get		Scalar Burgars Mode	Get
Memory	-	Set Get	Scalar bypass Flode	Outgoing Rate 0
Peripherals	Re-Sync Source		Scalar Bypass Mode Cet	Mode FRO HODE ENER
Pulse Width Modulation	Autolock Re-Sync Re-Sync			THC_MODE_FIXED +
XPR(tm) Actuator			FRC Bypass Mode	
SPI Busses			EPC Prover Made	
			The bypass mode	
Source				
System				
Tasks				
lest Point Multiplexer				
DynamicBlack(tm)				
Brightsync(tm)				
Tanta 9 Info				

图 12. Enabling Low Latency Mode in DLP Composer™ Lite GUI



3.6 Optical Engine and Light Source

This reference design is a customizable 1080p, high-speed, low-latency display solution. The design can be paired with diverse optical engine architectures and illumination sources depending on the end application.

Display systems based on DLP technology require an illumination source to create a projected image. DLP technology can be used with a wide array of light sources, including lamps, LEDs, lasers, and laser phosphor. Many traditional projectors still use lamps as an illumination source; however, a significant market has developed for laser-phosphor illumination systems. Laser-based illumination typically lasts many times longer than lamp illumination. Laser-based system benefits can include a wide color gamut and instant ON or OFF capabilities. The illumination choice depends on the user's end application and system requirements. TI encourages that developers work with third-party optical engine manufacturers for optical system expertise, if required.

TI collaborates with third-party optical module manufacturers (OMMs) that provide optical engines and illumination sources that work in conjunction with DLP display subsystems to make the evaluation and design process simpler.

4 Testing and Results

4.1 EMI Compliance

The reference design hardware has not been optimized or tested for low electromagnetic interference (EMI) performance. Users of the information found in this reference design are responsible for ensuring that all products used meet all the applicable EMI regulations.

4.2 Start-Up and Shutdown Power Sequencing Measurements

The start-up and shutdown power sequencing of the four power supplies to the DLP470NE are critical to ensure DMD functionality. The electrodes held at three control voltages electrostatically control the micromirrors in the DMD. The VRESET (–14 V), VOFFSET (10 V), and VBIAS (18 V) supplies to the DMD provide these potentials. The fourth power supply is the CMOS logic supply, DMD_P1P8V (1.8 V). DMD_P1P8V is created directly from DMD_P3P3V (3.3 V) by a linear regulator on the DMD board; therefore, TI uses the start-up of DMD_P3P3V to trigger the measurement of the start-up and shutdown power sequencing.

The DLP470NE data sheet describes the power-up and power-down timing requirements in detail. The key signals to measure are power supplies to the DMD: DMD_P3P3V, VBIAS, VOFFSET, and VRESET. For more details on the timing requirements, see the DLP470NE device data sheet[1].

The location of test points for the four DMD voltages depends on design choices made during schematic capture and layout. 🛽 13 shows the locations of the test points on the TI EVM.

See the start-up and shutdown power sequence timing requirements in the DLP470NE data sheet, which must be consulted to ensure full compliance. [a] 14 and [a] 3 show a snapshot of these requirements.



Testing and Results



图 13. DMD Board Voltage Test Points





图 14. DMD Power Supply Timing Diagram

- 1. See the data sheet recommended operating conditions and pin functions.
- To prevent excess current, the supply voltage delta |VCCI VCC| must be less than specified limit in the data sheet.
- 3. To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified limit in the data sheet.
- 4. To prevent excess current, the supply voltage delta |VBIAS VRESET| must be less than specified limit in the data sheet.
- 5. The VBIAS should power up after VOFFSET has powered up, per the Delay 1 specification in 🛽 14.
- The PG_OFFSET should turn off after EN_OFFSET has turned off, per the Delay 2 specification in
 14.
- 7. The DLP controller software enables the DMD power supplies to turn on after RESET_OEZ is at logic high.
- 8. The DLP controller software initiates the global VBIAS command.

9. After the DMD micromirror park sequence is complete, the DLP controller software initiates a hardware power-down that activates PWRDNZ and disables VBIAS, VRESET, and VOFFSET.

表 3. DMD Power Supply Requirements

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
Delay 1	Delay from VOFFSET settled at recommended operating voltage to VBIAS and VRESET power-up	1	2	_	ms
Delay 2	PG_OFFSET hold time after EN_OFFSET goes low	100	—	_	ms

4.2.1 DMD Power Supply Power-Up Procedure

- During power up, VCC and VCCI must always start and settle before VBIAS, VRESET, and VOFFSET plus Delay 1 as 图 14 shows.
- During power up, no requirement exists for the relative timing of VRESET with respect to VBIAS.
- Power supply slew rates during power up are flexible, provided that the transient voltage levels follow the requirements specified in the data sheet.
- During power up, LVCMOS input pins must not be driven high until after VCC and VCCI have settled at operating voltages listed in the data sheet.
- 图 15 shows the power supply power up.

4.2.2 DMD Power Supply Power-Down Procedure

- During power down, VCC and VCCI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within the specified limit of ground.
- During power down, it is a strict requirement that the voltage delta (Δ) between VBIAS and VOFFSET must be within the specified limit that the data sheet shows.
- During power down, there is no requirement for the relative timing of VRESET with respect to VBIAS.
- Power supply slew rates during power down are flexible, provided that the transient voltage levels follow the requirements that the data sheet specifies.
- During power down, the LVCMOS input pins must be less than what the data sheet specifies.
- 图 16 shows the power supply power down.



Testing and Results

www.ti.com.cn





图 15. DMD Start-Up Power Sequencing



图 16. DMD Shutdown Power Sequencing

4.3 Frame Rate Measurements

To test the output frame rate of the projector, a source with a known output of 120 Hz is connected to the TIDA-01474 test set. The source was set to a solid red field and an optical sensor was placed in the projection path. The test probes were connected to the vertical sync (channel 1), data enable (channel 2), and the most significant bit for the red channel data input on the TIDA-01474 main board PCB (channel 3), and the optical sensor (channel 4). All four channels were active on the oscilloscope.



The oscilloscope capture shows that when the vertical sync first pulses (the dashed line with arrows on the left side), a time delay occurs before data enable goes high. This time delay is called the back porch. As soon as the back porch ends, the data enable goes high and the data bits begin to transmit on the red most significant bit. After the data for the frame has been transmitted, the data enable goes low again and another time delay occurs, which is called the front porch, before the vertical sync (the second white line) of the next frame. The oscilloscope cursors were used to measure the duration of a frame (from vertical sync to vertical sync) at 8.33 ms, corresponding to a 120-Hz video signal as [17] shows.



图 17. 120-Hz Frame Rate Measurement



Testing and Results

4.4 Frame Delay Measurements

To test the frame delay in the TIDA-01474 subsystem from input data to projected image, a personal computer was connected to the TIDA-01474 test set as a video source. A slideshow presentation with a black slide and a red slide was queued up on the computer with the black slide set to display first. An optical sensor is placed in the projection path and an oscilloscope was set up with the optical sensor and one test probe functioning as the inputs. The test probe was connected to the input red channel most significant bit on the DLPC4422 ASIC. The oscilloscope was set to single capture mode and set to trigger on the rising edge of the red channel most significant bit input.

After preparing the test setup, the slideshow on the computer was changed from the black slide to the red slide manually. This slide transition caused the oscilloscope to trigger and capture the two input signals. In [18] 18 and [26] 19, the DLPC4422 was set to normal mode, which runs with a two- to three-frame delay. The oscilloscope capture shows two distinct frames of red channel data before any active data is shown on the optical sensor in the projection path.

The DLPC4422 was then set to low latency mode and the test was run again. A 20 and 21 show only one frame of delay between the first input data to the DLPC4422 red channel most significant bit and the projection of the first data on the optical sensor. This test can be verified by measuring any input video data as long as the source displays the color being measured on the video input pin of the DLPC4422 device. In other words, a source displaying only green video data does not input any data on the blue channel input to the DLPC4422 ASIC, so none of the blue channel inputs can be used to trigger the oscilloscope.



图 18. Two Frames of Delay at 60 Hz









图 20. One Frame







Design Files

5 Design Files

www.ti.com.cn

5.1 Schematics

To download the schematics for each board, see the design files at TIDA-01474.

5.2 Bill of Materials

To download the bill of materials (BOM) for each board, see the design files at TIDA-01474.

5.3 PCB Layout Recommendations

5.3.1 Layout Recommendations

TI strongly recommends the PCB have solid ground planes and power planes with no splits if possible. If splits are unavoidable, no signals should be routed across the plane layer splits to avoid EMI compliance problems. Designers should avoid running signal traces on power and ground planes. Trace spacing and layer separation rules should be followed for all high-speed signals, especially the video data entering and leaving the DLPC4422 controller. See the layout guidelines sections of the DLPC4422, DLP470NE, and DLPA100 data sheets for specific layout requirements for these parts.

High-speed interfaces include:

- 400-MHz (DDR) LVDS interface from DLPC4422 ASIC to DLP470NE DMD
- Up to 170-MHz LVTTL interface from the front-end processor to the DLPC4422 ASIC and flash memory
- 143-MHz Arm trace port output (8-bit data bus shared with DLPC4422 test points)
- USB interface

The PCB requires a controlled impedance design for signal layers. The target impedance for the PCB should be 50 Ω with the LVDS traces being a 100- Ω differential.

The reference design layout files provided along with this reference design are only intended as evaluation modules. The reference design hardware was not optimized or tested for low EMI performance. Users of the information found in this reference design are responsible for ensuring that their products meet all applicable EMI regulations.

For more information, see *PCB Design Requirements for DLP® Standard TRP Digital Micromirror Devices*[5].

5.3.2 Layout Prints

To download the Layout Prints for each board, see the design files at TIDA-01474.

5.4 Allegro Cadence Project

To download the Allegro Cadence project files for each board, see the design files at TIDA-01474.

5.5 Gerber and CAD files

To download the Gerber and CAD files for each board, see the design files at TIDA-01474.

5.6 Assembly Drawings

To download the Assembly Drawings for each board, see the design files at TIDA-01474.



6 Software Files

To download the software files for this reference design, please see the link at TIDA-01474.

7 Related Documentation

- 1. Texas Instruments, DLP470NE 0.47 1080P DMD, DLP470NE Data Sheet (DLPS091)
- 2. Texas Instruments, DLPC4422 DLP® Display Controller, DLPC4422 Data Sheet (DLPS074)
- 3. Texas Instruments, DLPC4422 Software Programmer's Guide, DLPC4422 User's Guide (DLPU060)
- 4. Texas Instruments, *TI DLP® System Design: Brightness Requirements and Tradeoffs*, Application Report (DLPA068)
- 5. Texas Instruments, *PCB Design Requirements for DLP® Standard TRP Digital Micromirror Devices*, Application Report (DLPA080)
- 6. Texas Instruments, TI DLP® technology for laser TV displays, White Paper (DLPC105)
- 7. Texas Instruments, Getting Started with TI DLP® Display Technology, Application Report (DLPA059)

Software Files

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在 帮助设计人员开发整合了 TI 产品的 应用; 如果您(个人,或如果是代表贵公司,则为贵公司)以任何方式下载、访问或使用了任何特定的 TI 资源,即表示贵方同意仅为该等目标,按照本通知的条款进行使用。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意,在设计应用时应自行实施独立的分析、评价和 判断, 且应全权负责并确保 应用的安全性, 以及您的 应用 (包括应用中使用 的所有 TI 产品))应符合所有适用的法律法规及其他相关要求。你就您的 应用声明,您具备制订和实施下列保障措施所需的一切必要专业知 识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意,在使用或分发包 含 TI 产品的任何 应用前, 您将彻底测试该等 应用 和该等应用所用 TI 产品的 功能。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进 行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他 法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任 何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信 息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许 可。

TI 资源系"按原样"提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、 无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为您辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。 对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (http://www.ti.com/sc/docs/stdterms.htm)、评估模块和样品 (http://www.ti.com/sc/docs/sampterms.htm) 的标准条款。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司