TI Designs: TIDA-01392

具有高达 100MHz PCLK 的 12 位原始视频输出的汽车 130 万像素摄像头模块参考设计

# TEXAS INSTRUMENTS

#### 说明

此参考设计展示了一款适用于 130 万像素汽车摄像头的 极小型解决方案。仅需单个同轴电缆连接即可提供数字 视频、电源、摄像头控制和诊断。输出视频格式为 10 位或 12 位(高达 100MHz)。

#### 资源

TIDA-01392	设计文件夹
DS90UB933-Q1	产品文件夹
TPS62172-Q1	产品文件夹
TPS79915-Q1	产品文件夹
TLV70018-Q1	产品文件夹




咨询我们的 E2E™ 专家


# 特性

- 电源解决方案经过优化,可将空间降到低至 20mm × 20mm
- 电源开关频率高于 AM 频段
- 来自 OmniVision™的 130 万像素 HDR 图像传感器,可提供 12 位原始图像数据
- 配备适用于数字视频、电源、控制和诊断的单个 Rosenberger Fakra 同轴电缆连接器
- 适用于 ASIL B 应用的诊断和内置 自检 (BIST)
- 所有器件均符合 AEC Q100 (-Q1) 标准

#### 应用

- 高级驾驶员辅助系统 (ADAS) 视觉系统
- 环视系统
- 后置摄像头







该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。




System Description www.ti.com.cn

## 1 System Description

For many automotive safety systems, small cameras are required. This reference design addresses these requirements by combining a 1.3-MP imager with a 1.9-Gbit/s serializer and providing the necessary power supply for both devices. All of this functionality is contained on a 20-mm  $\times$  20-mm circuit card. The only connection required by the system is a single  $50-\Omega$  coaxial cable.

A combined signal containing the DC power and the FPD-Link front and back channels enters the board through the FAKRA-mini coax connector. 

1 shows the filter that blocks all of the high-speed content of the signal (without significant attenuation) while allowing the DC (power) portion of the signal to pass.



Copyright © 2018, Texas Instruments Incorporated

图 1. FPD-Link III Signal Path

The DC portion is connected to the input of the 3.3-V buck converter. The two other rails required by the serializer and the imager are then created with low dropout (LDO) regulators.

The high-frequency portion of the signal is connected directly to the serializer. This is the path that the video data and the control backchannel will take between the serializer and deserializer.

The output of the CMOS imager is connected through digital video port (DVP) to the serializer. This 10-bit or 12-bit video data (with two sync signals) is converted to a single, high-speed serial stream that is transmitted over a single LVDS pair to the deserializer located on the other end of the coax cable.

On the same coax cable, there is separate low-latency, bidirectional control channel that transmits control information from an I<sup>2</sup>C port. This control channel is independent of video blanking period. The channel is used by the system microprocessor to configure and control the imager.

#### 1.1 Key System Specifications

## 表 1. Key System Specifications


F	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Supply voltage	Power over coax (POC)	4	12	17	V
P <sub>TOTAL</sub>	Total power consumption	V <sub>POC</sub> = 12 V		0.6	1	W
F <sub>PCLK</sub>	Pixel clock frequency		37.5		100	MHz

2



# 2 System Overview

# 2.1 Block Diagram



Copyright © 2017, Texas Instruments Incorporated

图 2. Block Diagram of Camera



System Overview www.ti.com.cn

## 2.2 Design Considerations

The following subsections discuss the considerations behind the design of each section of the system.

## 2.2.1 PCB and Form Factor

This reference design is not intended to fit any particular form factor. The only goal of the design—with regards to the PCB—is to make as compact a solution as possible. The square portion of the board is 20 mm × 20 mm. The area near the board edge in the second image is reserved for attaching the optics housing that holds the lens.



图 3. PCB Top and Bottom Views



## 2.2.2 Power Supply Design


#### 2.2.2.1 **POC Filter**

One of the most critical portions of a design, which uses POC, is the filter circuitry. The goal is twofold:

- 1. Deliver a clean DC supply to the input of the switching regulators.
- 2. Protect the FPD-Link communication channels from noise coupled backwards from the rest of the system.

The DS90UB933/DS90UB934 SerDes devices used in this system communicate over two carrier frequencies, 1 GHz at full speed ("forward channel") and 2.5 MHz ("backchannel") determined by the deserializer device. The filter must attenuate this rather large band spanning both carriers, hoping to pass only DC. Luckily, by filtering the backchannel frequency, this reference design also filters the frequencies from the switching power supplies on the board.

The nominal backchannel speed is 2.5 MHz, but can vary from 1 MHz to 4 MHz when taking into account process variation, temperature, and power supply. To achieve the 1-k $\Omega$  impedance for the POC network across the full frequency range of 1 MHz to 1 GHz, it is recommended to use two inductors: a 4.7- $\mu$ H inductor for high-frequency forward channel filtering, and a 100- $\mu$ H inductor for low-frequency backchannel filtering. For more details, see the application report *Sending Power Over Coax in DS90UB913A Designs*. In addition, a 1-k $\Omega$  resistor is placed in parallel with both of these inductors. A 1-k $\Omega$  ferrite bead is also placed in series for extra filtering at the forward channel data rate.



Copyright © 2016, Texas Instruments Incorporated

图 4. Power Over Coax



System Overview www.ti.com.cn

## 2.2.2.2 Power Supply Considerations

Because this reference design is targeted at automotive applications, there are few considerations that constrict design choices. In addition, there are few systems-level specifications that shaped the overall design:

- The total solution size must be minimized to meet the size requirement, which is less than 20 mm x 20 mm. This means choosing parts that integrate FETs, diodes, compensation networks, and feedback resistor dividers to eliminate external circuitry.
- To avoid interference with the AM radio band, all switching frequencies must be greater than 1700 kHz or lower than 540 kHz. Lower-switching frequencies are less desirable in this case because they require large inductors and can still produce harmonics in the AM band. For this reason, this reference design focuses on higher-frequency switchers.
- All devices must be AEC Q100 (-Q1) rated.

Before choosing parts, know the input voltage range, rails required, and current required by each rail. In this case, the input voltage is a preregulated 9-V supply coming in over coax. The range is discussed later, but this is the nominal value. This system has only two main devices that consume the majority of the power. 表 2 shows the requirements for each supply on these devices.

PARAMETER	VOLTAGE (V)	CURRENT (TYP) (A)	CURRENT (MAX) (A)	POWER (TYP) (W)	POWER (MAX) (W)
DS90UB933-Q1			-		
VDDT	1.8	0.076	0.095	0.1368	0.1710
VDDIO	1.8	0.0015	0.003	0.0027	0.0054
OV10640					
MTXAVDD, SVDD, PLL_AVDD	3.3	0.015	0.025	0.0495	0.0825
DOVDD	1.8	0.030	0.040	0.054	0.072
DVDD, PLL DVDD, MTXDVDD, AVDD_LO	1.5	0.080	0.120	0.12	0.18
RAIL TOTAL			,		
3.3-V rail	3.3	0.015	0.025	0.0495	0.0825
1.8-V rail	1.8	0.1075	0.138	0.1935	0.2484
1.5-V rail	1.5	0.080	0.120	0.12	0.18
OVERALL TOTAL					
		0.2025	0.283	0.363	0.5109

表 2. Power Budget

Summing these values, the 3.3-V rail requires 15 mA, 1.8-V rail requires 107.5 mA, and 1.5-V rail requires 80 mA. If choosing to cascade these power supplies, the 3.3-V regulator actually requires to source the current for the 1.8-V and 1.5-V rails as well. This neglects the consumption of passive components, oscillator, IC quiescent currents, and so on, but this is a good general number.

Because the input and output voltages, output current requirements, and total wattage consumption are known, calculate what the input currents will look like with 公式 1.

$$P_{OUT} = P_{IN} = I_{IN} \times V_{IN} \rightarrow 510.9 \text{ mW} = I_{IN} = 56.77 \text{ mA (max)}$$
 (1)

These numbers give a good starting point for selecting the parts and topology for the regulators as well as inductor selections later on. However, this calculation does not take into account the efficiencies of the power supplies.




As previously mentioned, the parts in the power supply must be Q100-rated, switch outside the AM band, and satisfy the voltage and current requirements as listed. Because the input voltage is a regulated voltage that will always be greater than any of the power rail needs, only choose from step-down converters and LDOs.

The key feature of the system is the small size, so integration of external circuitry is a high priority. Integrating FETs, compensation networks, and sometimes feedback can significantly reduce total solution size. Many buck regulators integrate everything but the input-output caps and the inductor into very small packages. High integration also loses a lot of efficiency across different operating points. However, this reference design sacrifices some efficiency for size and simplicity reasons.

Ultimately, three device families are good candidates: the TPS62172 for the 3.3-V rail (TPS6217x), the TLV70018 for the 1.8-V rail, and the TPS79915 for the 1.5-V rail. Clearly the largest trade-off with using LDOs is that the efficiency drops significantly. In this reference design, the efficiency hit is required to avoid the inherent noise and EMI issues associated with switching-power supplies for the sensitive OV10640 imager rails.

S shows a typical application circuit.



Copyright © 2016, Texas Instruments Incorporated

图 5. Typical Application Circuit

Much of the component selection and design theory can be found in the *Application Information* section of *TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control™*.

## 2.2.2.2.1 Choosing the Output Inductor

As mentioned in  $\ddagger$  2.2.2.2, the switching frequency of the converter must remain above 2.1 MHz. This requirement means that the converter must always operate in continuous mode. Because input voltage and output voltage are fixed and the output current is almost constant and can be predicted easily, the minimum inductance, L, for the converter to operate with continuous inductor current can be calculated using  $\triangle \vec{\exists}$  2.

$$L = \frac{V_{OUT} (V_{IN} - V_{OUT})}{2 \times V_{IN} \times I_{OUT} \times f} = \frac{3.3 \text{ V} (14 \text{ V} - 3.3 \text{ V})}{2 \times 14 \text{ V} \times 0.2025 \text{ A} \times 2.1 \text{ MHz}} = 2.96 \text{ }\mu\text{H}$$
(2)

Because 2.96 µH is not a standard inductor values, the next higher value of 3.3 µH is chosen.

With the inductance value chosen, the design now requires an inductor with a proper saturation current. This is going to be the combination of the steady state supply current as well as the inductor ripple current. The current rating must be sufficiently high but minimized as much as possible to reduce the physical size of the inductor. Calculate the inductor ripple current (from *TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control*<sup>TM</sup>) using 公式 3.



System Overview www.ti.com.cn

$$\Delta I_{L} = V_{OUT} \times \left( \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}} \right)$$
(3)

The following are the parameters for this design using the TPS62172:

- $V_{OUT} = 3.3 \text{ V}$
- V<sub>IN</sub> = 14 V
- L = 3.3 µH
- $f_{SW} = 2.25 \text{ MHz}$

which yields an inductor current of  $\Delta I_L$  = 340 mA. The maximum current draw of the system through this regulator is 283 mA. Finally,  $\Delta \neq 4$  gives the minimum saturation.

$$L_{sat} \ge \left(I_{max} + \frac{I_{ripple}}{2}\right) \times 1.2 = \left(283 \text{ mA} + \frac{340 \text{ mA}}{2}\right) \times 453 \text{ mA}$$
(4)

For this inductor to be capable of the 453-mA maximum current, select an inductor that has a higher saturation rating than maximum load current. A good rule is to rate the inductor with a 20% higher saturation current rating, which requires a minimum of 543 mA. The Coilcraft® XPL2010-332MLB was initially the choice for a 3.3- $\mu$ H inductor because of its saturation current rating; however, the inductance has a 20% tolerance, which means, worst case, the inductor would be below the 2.96- $\mu$ H minimum inductance requirement. With that in mind, this reference design uses a XPL2010-472MLB, which has a saturation current of 580 mA, and with the 20% inductance tolerance on 4.7  $\mu$ H, the inductor's minimum is 3.76  $\mu$ H. This part comes in a very small, 2.0-mm × 1.9-mm package.

#### 2.2.2.2.2 Choosing the Output Capacitor

Because the device is internally compensated, the device is only stable for certain component values in the LC output filter. The application report *Optimizing the TPS62130/40/50/60/70 Output Filter* provides the chart of stable values shown in  $\mathop{\mathrm{\notld}}$  3. For a 4.7- $\mu$ H inductor, an output capacitance from 4.7  $\mu$ F to 47  $\mu$ F can be used. This reference design uses a 22- $\mu$ F output capacitor and remain in the stable region of effective corner frequencies.

井 2	Stability	vorelle	Effective	10	Corner	Frequency
<b>7</b> ₹ .5.	Stability	versus	Effective		Corner	Frequency

		NOMINAL CERAMIC CAPACITANCE VALUE (EFFECTIVE = ½ NOMINAL)							
NOMINAL INDUCTANCE VALUE	4.7 μF	10.0 μF	22 µF	47 μF	100 μF	200 μF	400 μF	800 μF	1600 μF
77.202			EFFE	CTIVE CORN	IER FREQ	UENCIES (F	(Hz)		
0.47 μΗ	151.4	103.8	70.0	47.9	32.8	23.2	16.4	11.6	8.2
1.00 µH	103.8	71.2	48.0	32.8	22.5	15.9	11.3	8.0	5.6
2.2 μΗ	70.0	48.0	32.4	22.1	15.2	10.7	7.6	5.4	3.8
3.3 µH	57.2	39.2	26.4	18.1	12.4	8.8	6.2	4.4	3.1
4.7 µH	47.9	32.8	22.1	15.1	10.4	7.3	5.2	3.7	2.6
10.0 μH	32.8	22.5	15.2	10.4	7.1	5.0	3.6	2.5	1.8
Recommended	Recommended for TPS6213x, TPS6214x, TPS6215x, TPS6216x, TPS6217x								
Recommended	Recommended for TPS6213x, TPS6214x,TPS6215x only								
Stable without	Stable without Cff (within recommended LC corner frequency range)								
Stable without	Stable without Cff (outside recommended LC corner frequency range)								
Unstable	Unstable								



#### 2.2.2.3 TPS79915-Q1 LDO

The TPS79915-Q1 is very easy to design in. As the data sheet *Automotive 200mA*, *Low Iq*, *Low-Dropout Regulator* recommends, add a ceramic capacitor of  $> 2 \mu F$  to the output of the device. In addition, the device has a couple of optional capacitors at the input and NR pin for better noise immunity. For this reference design, the NR pin is bypassed with a 0.1- $\mu F$  capacitor for better noise performance.

#### 2.2.2.4 TLV70018-Q1 LDO

The TLV70018-Q1 is also very easy to design in. As the data sheet *Automotive 300mA*, *Low Iq, Low-Dropout Regulator* recommends, add a ceramic capacitor of 1 µF to the output of the device.

For ADAS applications, it is recommended that all ceramic capacitors use X7R dielectric material, which ensures minimum capacitance variation over the full temperature range. The voltage rating of the capacitors should be greater than the maximum voltage they could detect and two times the typical voltage they detect to avoid DC bias effects.



System Overview www.ti.com.cn

## 2.3 Highlighted Products

This reference design uses the following TI products:

- DS90UB933-Q1 is the serializer portion of a chipset that offers a FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single coaxial cable or differential pair. This chipset incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer-deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU)
- TPS62172-Q1 is an automotive-qualified, 3.3-V fixed output, step-down DC converter optimized for applications with high-power density. A high-switching frequency of typically 2.25 MHz allows the use of small inductors and provides fast transient response
- TPS79915-Q1 is an automotive-qualified 200-mA, low-IQ, LDO regulator with a fixed output voltage of 1.5 V.
- TLV70018-Q1 is an automotive-qualified 300-mA, low-IQ, LDO Regulator with a fixed output voltage of 1.8 V.

## 2.3.1 OV10640 Imager

Available from OmniVision Technologies Inc., this imager is a color, 1.3-MP, CMOS imager with high dynamic range (HDR). This device is suitable for automotive systems and can provide a 12-bit raw DVP output. Some additional features of the imager are:

- Supports image sizes: 1280 x 1080, VGA, QVGA, and any cropped size
- Low-power consumption
- Requires three voltage rails (1.5 V, 1.8 V, and 3.3 V)
- Can be configured using an I<sup>2</sup>C-compatible, two-wire serial interface

#### 2.3.2 DS90UB933-Q1

Using a serializer to combine 12-bit video with a bidirectional control signal onto one coax or twisted pair greatly simplifies system complexity, cost, and cabling requirements. The parallel video input of the DS90UB933-Q1 mates well with the 12-bit parallel video output of the OV10640 imager. Once combined with the filters for the POC, video, I<sup>2</sup>C, diagnostics, and power can all be transmitted up to 15 m on a single, inexpensive coax cable.

For more information on the cable itself, see the application report *Cable Requirements for the DS90UB913A and DS90UB914A*.

#### 2.3.3 TPS62172-Q1

To keep the camera small, the power supply must be small. The supply must also be power efficient while not adding measurable noise to the video from the imager. Often, these two requirements stand in opposition. A switching-power supply is more efficient than a linear regulator, but this supply can add noise to the system.

Camera sensor circuits usually are sensitive to noise at frequencies below 1 MHz. To avoid interference with the AM radio band, staying above 2 MHz is desirable in automotive applications. This means that the TPS62172-Q1-switching regulator operating at 2.25 MHz meet both requirements. This high-switching frequency also helps to reduce the size of the discrete components in the circuit.



#### 2.3.4 TPS79915-Q1

The TPS79915-Q1 LDO linear regulator is a low-quiescent current device with excellent line and load transient performance. This automotive-qualified LDO is small, which allows the 1.5-V rail to be created in a very small space. A precision band gap and an error amplifier provide overall 2% accuracy. Low-output noise, high power-supply rejection ratio (PSRR) make these LDOs ideal for this application.

#### 2.3.5 TLV70018-Q1

The TLV70018-Q1 LDO linear regulator is a low-quiescent current device. This automotive-qualified LDO is small, which allows the 1.8-V rail to be created in a very small space. A precision band gap and an error amplifier provide overall 2% accuracy. Low-output noise, high power-supply rejection ratio (PSRR) make these LDOs ideal for this application.



## 3 Hardware, Software, Testing Requirements, and Test Results

## 3.1 Required Hardware

This reference design requires only one connection to a system with a compatible deserializer. Simply connect the FAKRA connector on the coax cable between the serializer and deserializer.




图 6. Getting Started With Board


## 3.1.1 Video Hardware Setup

The setup for testing video output on the camera module of this reference design is displayed in 🔣 7. The design includes an OV10640 device that connects to the DS90UB933 serializer over parallel DVP interface and I<sup>2</sup>C interfaces. The DS90UB953 serializer then connects through POC to a DS90UB964 quad deserializer on the TIDA-01005 design.

注: For test setup, only one channel was used from the DS90UB964.

To enable video output from the TIDA-01005 design, the TIDA-01005 CSI-2 Samtec connector is connected to a TDA3x EVM. The TDA3x EVM enables video output by writing all the backchannel I<sup>2</sup>C setting configurations for the OV10640, DS90UB933, and DS90UB964 devices. When these writes are completed, VisionSDK software enables video output to an HDMI-connected monitor.





Copyright © 2017, Texas Instruments Incorporated

图 7. Video Output Setup Block Diagram

#### 3.1.2 FPD-Link III Initialization

With the setup in <a>8</a> 7 in place, the TIDA-01005 design uses a main 12-V supply, delivers POC supply for this reference design's camera power and steps down to 1.8 V and 1.1 V for the DS90UB964 supplies. The OV10640, DS90UB933, and DS90UB964 devices now have power. Lastly, by connecting the TDA3x EVM to the TIDA-01005 design, the I²C writes for initialization can begin. The writes to initialize the deserializer and serializer are as follows:

- Deserializer slave I<sup>2</sup>C address 0x7A (8-bit) or 0x3D (7-bit):
  - Register 0x4C with 0x01: Enables write enable for Port 0
  - Register 0x58 with 0x58: I<sup>2</sup>C passthrough enabled and backchannel frequency select
  - Register 0x5C with 0xB0: Sets serializer alias to B0
  - Register 0x5D with 0x60: Sets slave ID for imager to 60
  - Register 0x65 with 0x60: Sets slave alias for imager to 60
  - Register 0x6D with 0x7E: Configures port to coax mode and FPD III to CSI mode
  - Register 0x0F with 0x03: Changes GPIO0 and GPIO1 to output mode for driving GPIOs over backchannel
  - Register 0x6E with 0x9A: Sets Backchannel control of GPIO0 and GPIO1 for framesync on GPIO0 and GPIO1 toggle high for pulling DS90UB933 out of reset

## 3.1.3 OV10640 Initialization


Once the FPD-Link III setup for the DS90UB933 and DS90UB964 is complete, the I<sup>2</sup>C initialization on the OV10640 can now be completed. For these writes, see the OV10640 data sheet for register settings. There are many register settings listed, but as long as the 933 and 964 FPD-Link III parts are configured, the I<sup>2</sup>C backchannel allows for the OV10640 to be accessed at address 0x60 in 8-bit addressing or 0x30 in 7-bit addressing.



## 3.2 Testing and Results

## 3.2.1 Test Setup

For the following tests, the camera is connected to a multiple-camera surround view system.



Copyright © 2017, Texas Instruments Incorporated

图 8. Block Diagram of Simplified Surround View

## 3.2.1.1 Setup for Verifying Power Supply Start-up




图 9. Setup for Measuring All Power Rails




## 3.2.1.2 Setup for Verifying &C Communications

For this test, a logic analyzer with I<sup>2</sup>C decode is used to monitor the I<sup>2</sup>C traffic on the buses. The two busses of interest are:

- 1. I<sup>2</sup>C connection from serializer to imager (shown as I2C\_camera)
- 2. I<sup>2</sup>C connection from microprocessor to deserializer (shown as I2C\_uC)

Make connections to both the clock and data lines of each bus.



Copyright © 2017, Texas Instruments Incorporated

图 10. Setup for Monitoring I<sup>2</sup>C Transactions



## 3.2.2 Test Results

The following sections show the test data from verifying the functionality of the camera design.

## 3.2.2.1 Power Supply Startup: $V_{IN}$ , 3.3-V, 1.8-V, and 1.5-V Rails

## For 图 11:

- Channel one (blue) 12-V, POC in
- · Channel two (turquoise) 3.3-V switcher output
- · Channel three (pink) 1.5-V LDO output
- Channel four (green) 1.8-V LDO output




图 11. Power Supply Start-up




#### 3.2.2.2 fC Addressing

Some applications require multiple camera devices with the same fixed address to be accessed on the same I<sup>2</sup>C bus. The DS90UB933 provides slave ID matching and aliasing to generate different target slave addresses when connecting more than two identical devices together on the same bus. This application allows the slave devices to be independently addressed. Each device connected to the bus is addressable through a unique ID by programming the slave alias register on deserializer. This programming remaps the slave alias address to the target SLAVE\_ID address.

In this reference design, the OV10640 imager default address is 0x30 (0110000x). For a system using more than one imager, GPIO 2/1 can be used to select different addresses for each imager. However, this process requires that each camera in the system be built differently. Each system would have to be built with one of each unique camera. In a production environment, this process is not desirable.

Instead, the aliasing feature of the DS90UB933 can be used. In the deserializer, unique addresses are assigned to each imager. These aliases are used to refer to the imagers that are all addressed at 0x30 (0110000x). The host microprocessor can now communicate with each imager by using its alias even though the imagers in each camera are physically addressed identically.



Copyright © 2017, Texas Instruments Incorporated

图 12. I<sup>2</sup>C Address Aliasing



#### 3.2.2.3 PC Communications

With the supplies up and running, check the FPD-Link connection, the I²C aliasing, and the state of the OV10640 imager in one step. 🛭 13 shows a reset of logic. This reset occurs after the microprocessor configures the deserializer on the other end of the link. Because this communication starts on the ECU board and is acknowledged by the camera, this shows that the communication through the FPD-Link III is functioning properly.



图 13. I<sup>2</sup>C Transactions

The box labeled B contains the first write from the microprocessor. This box is addressed to address 0x30, the register address as 0x3013, and the data to be written as 0x1. Because the address is 0x30, the deserializer passes this transaction to the first camera in the system. The transaction is routed to the imager, and the address is aliased to 0x30.

In box A, the same communication is slightly delayed. This shows that the communication is present on the camera one I<sup>2</sup>C bus, measured at the imager.

The write to address 0x31 in box C is for camera two (see 🖺 13). The deserializer on the ECU board passes this transaction to camera two, and the address is aliased to 0x30. This transaction is not present on the camera one I<sup>2</sup>C bus because the transaction is not intended for this camera.



www.ti.com.cn Design Files

## 4 Design Files

#### 4.1 Schematics

To download the schematics, see the design files at TIDA-01392.

#### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01392.

## 4.3 PCB Layout Recommendations

## 4.3.1 Switching DC/DC Converters

During part placement and routing, it is helpful to consider the path that the current will be taking through the circuit. The yellow line in \$\textrm{8}\$ 14 shows the current path in through the input filter, the switch in the converter, inductor L2, and then out to R2 across the output capacitor (C6). Any return currents from the input capacitor (C5) or the output capacitor (C6) are joined together on the top side of the board before they are connected to the ground (return) plane (inside the green circle in \$\textrm{8}\$ 14). This routing reduces the amount of return currents and voltage gradients in the ground plane. This reduction may not be noticeable in the performance of the converter, but it reduces its coupled noise into other devices.




图 14. Routing FB Traces Around SW Nodes



Design Files www.ti.com.cn

## 4.3.2 PCB Layer Stackup Recommendations

The following are PCB layer stackup recommendations. Because automotive is the target space, there are a few extra measures and considerations to take, especially when dealing with high-speed signals and small PCBs.

- Use at least a four-layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines.
- If using a four-layer board, layer two must be a ground plane. Because most of the components and switching currents are on the top layer, there is a reduction of the inductive effect of the vias when currents are returned through the plane.
- An additional two layers were used in this board to simplify BGA fan out and routing.

冬	15	shows	the	stackup	used	in	this	board




图 15. Layer Stackup



www.ti.com.cn Design Files

## 4.3.3 Serializer Layout Recommendations

Decoupling capacitors must be located very close to the supply pin on the serializer. Again, this placement requires that the user to consider the path of the supply current and the return current. Keeping the loop area of this connection small reduces the parasitic inductance associated with the connection of the capacitor. Due to space constraints, ideal placement is not always possible. Smaller value capacitors that provide higher-frequency decoupling must be placed closest to the device.

🛚 16 shows the supply current from C32 in yellow. The green line is the return path. The cross-sectional area of this loop is very small. A similar sketch for C30 would show a larger loop.




图 16. Decoupling Current Loop



Design Files www.ti.com.cn

For this application, a single-ended impedance of 50  $\Omega$  is required for the coax interconnect. Whenever possible, this connection must also be kept short. The routing of the high-speed serial line is shown in  $\mathbb{Z}$  17 and highlighted in white. The total length between the two yellow arrows is about  $\frac{1}{2}$  inch.




图 17. High-Speed Serial Trace

## 4.3.4 Layout Prints

To download the layer plots, see the design files at TIDA-01392.

## 4.4 Altium Project

To download the Altium project files, see the design files at TIDA-01392.

## 4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01392.



www.ti.com.cn Related Documentation

#### 5 Related Documentation

- Texas Instruments, DS90UB933-Q1 12-bit 100MHz FPD-Link III Serializer for 1MP/60fps and 2MP/30fps Cameras Data Sheet
- 2. Texas Instruments, TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control™ Data Sheet
- 3. Texas Instruments, Automotive 300mA, Low Iq, Low-Dropout Regulator Data Sheet
- 4. Texas Instruments, Automotive 200mA, Low Iq, Low-Dropout Regulator Data Sheet
- 5. Texas Instruments, Sending Power Over Coax in DS90UB913A Designs Application Report
- 6. Texas Instruments, Cable Requirements for the DS90UB913A and DS90UB914A Application Report
- 7. Texas Instruments, Optimizing the TPS62130/40/50/60/70 Output Filter Application Report
- 8. Texas Instruments, *TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control™ Data Sheet*

## 5.1 商标

E2E, DCS-Control are trademarks of Texas Instruments. Coilcraft is a registered trademark of Coilcraft, Inc. OmniVision is a trademark of OmniVision Technologies, Inc. All other trademarks are the property of their respective owners.



修订历史记录 www.ti.com.cn

# 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

С	hanges from Original (July 2017) to A Revision	Page
•	Updated Figure 1: FPD-Link III Signal Path	2
•	Updated Figure 3: PCB Top and Bottom Views	4
•	已更改 backchannel carrier frequency from between 2 and 4 MHz to 2.5 MHz	5
•	Updated Figure 14: Routing FB Traces Around SW Nodes	19

#### 有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用; 如果您(个人,或如果是代表贵公司,则为贵公司)以任何方式下载、访问或使用了任何特定的 TI 资源,即表示贵方同意仅为该等目标,按照本通知的条款进行使用。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意,在设计应用时应自行实施独立的分析、评价和 判断, 且应全权负责并确保 应用的安全性, 以及您的 应用 (包括应用中使用的所有 TI 产品))应符合所有适用的法律法规及其他相关要求。你就您的 应用声明,您具备制订和实施下列保障措施所需的一切必要专业知识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意,在使用或分发包含 TI 产品的任何 应用前, 您将彻底测试该等 应用 和该等应用所用 TI 产品的 功能而设计。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为您辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。 对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (http://www.ti.com/sc/docs/stdterms.htm)、评估模块和样品 (http://www.ti.com/sc/docs/sampterms.htm) 的标准条款。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司