## Ⅱ 参考设计: TIDA-01351 适用于超声波 CW 多普勒的高分辨率、高 SNR 的真实原始数据 转换参考设计


## TEXAS INSTRUMENTS

#### 说明

此参考设计是用于超声波成像系统(64、128、192、 256 通道超声波系统)的连续波(CW)电压信号调节子 系统。此设计采用 20 位全差动同步采样,提供真实原 始数据以供处理。此 TI 参考设计包括 I 和 Q 通道的全 差动信号路径,每个通道均采用高性能 SAR 模数转换 器(ADC)(ADS8900B)、全差动精密放大器 (THS4551)、双低噪声低压降(LDO)电压稳压器 (TPS7A8801)和精密电压基准(REF5050)。TIDA-01351 可通过 multiSPI™数字接口与 PH1-EVM 控制器 连接,并可从任一 PC 上通过 USB 接口使用基于 PC 的应用(GUI)进行性能评估。

#### 资源

TIDA-01351	设计文件夹
ADS8900B	产品文件夹
ADS8910B	产品文件夹
ADS8920B	产品文件夹
THS4551	产品文件夹
TPS7A88	产品文件夹
REF5050	产品文件夹
OPA376	产品文件夹
LM7705	产品文件夹



#### 特性

- 两个同步通道(AFE 的 I 和 Q 电压输出)的全差动 信号链提供零延迟真实原始数据, SNR 为 101.2dB, ENOB 为 16.45
- 在单级高带宽、低功耗、低噪声、单电源全差动放 大器 (THS4551) 中实现 8 通道求和、滤波、缓冲和 增益
- 1MSPS 的高采样率便于灵活进行后处理以提高 SNR 和分辨率
- 适合 50Hz 至 20kHz 频率范围的带通滤波
- 由单个 6V 电源供电,总功耗为 258mW
- 设计采用 ADS89x0B(20/18/16位), INL 为 1ppm, SNR 为 104.5dB SNR

#### 应用

- 医用超声波扫描仪
- 工业成像
- 声纳成像设备
- 无损评价设备



咨询我们的 E2E™ 专家



1

ゐ

2

该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

#### 1 System Description


Ultrasound imaging systems use high-frequency sound waves (several MHz or more) to image internal structures by the differing reflected signals produced when a beam of sound waves is projected into the body and bounces back at the interfaces between those structures. Ultrasound diagnosis differs from radiological diagnosis in that there is no ionizing radiation involved. The use of ultrasound to create images is based on the reflection and transmission of a wave at a boundary. When an ultrasound wave travels inside an object that is made up of different materials with varying densities (such as the human body), part of the wave is reflected and part of it is transmitted each time the wave encounters a boundary (for example, between bone and muscle or muscle and fat). The reflected rays are detected and used to construct an image of the object.

The ultrasound imaging system (图 1) front-end consists of two main sections: a transmit section and a receive section. The transmit section has a linear or pulse transmitter, which generates excitation pulses for ultrasound transducers of frequencies typically ranging from 1 to 15 MHz of amplitude ±2.5 to ±100 V. On the transmit (Tx) side, the Tx beam former determines the delay pattern and pulse train that set the desired transmit focal point. Ultrasound transducers are piezoelectric transducers that undergo mechanical deformation on the application of electrical pulses, which, in turn, produce ultrasound waveforms and the reverse process of an ultrasound wave at the surface of the transducer. The received ultrasound wave excites the transducer element to generate equivalent electrical energy. The reflected signal received by the transducer is conditioned by the receive (Rx path). There is a T/R switch, generally a diode bridge, which blocks the high voltage Tx pulses and protects the Rx circuit. This T/R switch can be either stand alone or integrate in the transmit pulsers. The T/R switch is followed by the receive AFE. The AFE usually incorporates a low-noise amplifier (LNA), voltage-controlled amplifier (VCA), programmable-gain amplifier (PGA), and an ADC to produce digitized output and, given to the receive beam former FPGA and then to the DSP for processing, image formation and display. Time gain control, which provides increased gain for signals from deeper in the body (and therefore arriving later), is under operator control and used to maintain image uniformity. Time gain control is implemented by controlling the gain of the VCA.

The CW Doppler has a very large dynamic range. During CW, a sine wave transmits continuously by half of the transducer array, and the other half receives. There is a strong tendency for the Tx signal to leak into the Rx side, and there are strong reflections coming from stationary body parts that are close to the surface. This action tends to interfere with examination of, for example, blood flow in a vein deep in the body with concomitant very weak Doppler signals. The CW Doppler signals cannot be processed through the main imaging (B-mode) and pulsed-wave (PW) Doppler (F-mode) path in a digital beamforming system; for this reason, images may be formed as either a sequence of analog levels that are delayed with analog delay lines, summed, and converted to digital after summation, which is indicated as CW Doppler processing. Receive AFE also integrates CW mixer and a low noise summer to form a CWD beam former. LNA output is passed through the CW mixer to demodulate the Doppler frequencies and produces I and Q signals, all these I and Q signals from all the channels in the same AFE are summed at a low-noise summer. Sixteen selectable phase delays can be applied to each analog input signal.

The most common use of ultrasound is in creating images, which have industrial and medical applications. Ultrasound systems have different forms or variants available in the market including cart-based, portable, or handheld.





1 shows the block diagram of an ultrasound imaging system.

Copyright © 2016, Texas Instruments Incorporated

3

#### 图 1. Ultrasound Imaging System Block Diagram

The TIDA-01351 design is a CW voltage output signal conditioning subsystem for ultrasound imaging systems, which features 20-bit fully-differential simultaneous sampling with true raw data available for processing. This TI Design has a fully differential signal path using high-performance SAR ADCs (ADS8900B), a fully-differential precision amplifier (THS4551), a dual, low-noise LDO voltage regulator (TPS7A88), and a precision voltage reference (REF5050). The TIDA-01351 can be interfaced with the PH1-EVM controller through the multiSPI digital interface, and the performance can be evaluated using a PC-based application (GUI) from any PC, through the USB interface. This TI Design can be used for both cart-based and portable ultrasound systems where simultaneous sampling and true raw data availability are the key selection requirements.

4

#### 1.1 Key System Specifications

PARAMETER	SPECIFICATIONS
Number of channels	Two, simultaneous sampling
Input type	Differential
Input range	±10 µVp-p to ±500 mVp-p, fully differential
Resolution	20 bit
SNR	101.2 dB at 2-kHz signal input (gain = 1) 92.3 dB at 2-kHz signal input (gain = 10) 92.1 dB at 20-kHz signal input (gain = 10)
ENOB	16.45 at 2-kHz signal input (gain = 1) 15.44 at 2-kHz signal input (gain = 10) 15.01 at 20-kHz signal input (gain = 10)
Power	258 mW
Form factor	120 mm × 85 mm

#### 表 1. Key System Specifications

This reference design supports only I and Q voltage outputs from AFE; the AFEs must be configured for I and Q voltage outputs. I and Q current outputs are not supported by this reference design.  $\gtrsim$  2 shows the TI AFEs compatible with this reference design.

## 表 2. AFEs Compatible With TIDA-01351

AFE	CW OUTPUT
AFE5808	Voltage or current output
AFE5808A	Voltage or current output
AFE5807	Voltage or current output
AFE5809	Voltage or current output
AFE5818	Voltage or current output
AFE5812	Voltage or current output
AFE58JD18	Voltage or current output

 $\frac{1}{8}$  3 compares the performance of the different TI SAR ADCs versus their resolution. These devices are drop-in replacement with pin compatibility. For test result details, see  $\frac{1}{7}$  3.2.2.3.


表 3.	Com	parison	of 1	TI SAR	ADC	Performance	versus Resolution
------	-----	---------	------	--------	-----	-------------	-------------------

SAR ADC	BITS	SNR
ADS8900B	20	94.3 dB at 2-kHz input signal, 90.7 dB at 20-kHz input signal (with gain = 10)
ADS8910B	18	94.1 dB at 2-kHz input signal, 88.8 dB at 20-kHz input signal (with gain = 10)
ADS8920B	16	92.7 dB at 2-kHz input signal, 88.4 dB at 20-kHz input signal (with gain = 10)



## 2 System Overview

## 2.1 Block Diagram



Copyright © 2016, Texas Instruments Incorporated

5

图 2. Block Diagram



#### 2.2 Highlighted Products

#### 2.2.1 ADS890xB

The ADS8900B, ADS8902B, and ADS8904B (ADS890xB) belong to a family of pin-to-pin compatible, high-speed, high-precision successive-approximation-register (SAR) ADCs with an integrated reference buffer and integrated LDO regulator. These devices support unipolar, fully-differential analog input signals with  $\pm$ 1-ppm INL and 104.5-dB SNR specifications under typical operating conditions. The integrated LDO enables single-supply operation with low-power consumption. The integrated reference buffer supports burst-mode data acquisition with 20-bit precision for the first sample. External reference voltages in the range of 2.5 to 5 V are supported, which offers a wide selection of input ranges without additional input scaling. The integrated multiSPI digital interface is backward-compatible to the traditional SPI protocol. Additionally, configurable features simplify board layout, timing, and firmware and support high throughput at lower clock speeds. The multiSPI digital interface allows for easy interface with a variety of microcontrollers (MCUs), digital signal processors (DSPs), and field-programmable gate arrays (FPGAs). The ADS890xB family is offered in a space-saving, 4-mm × 4-mm VQFN package and is specified over the extended temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### 2.2.2 THS4551

The THS4551 fully-differential amplifier offers an easy interface from single-ended sources to the differential output required by high-precision ADCs. Designed for exceptional DC accuracy, low noise, and robust capacitive load driving, this device is well suited for data acquisition systems where high precision is required along with the best signal-to-noise ratio (SNR) and spurious-free dynamic range (SFDR) through the amplifier and ADC combination. The THS4551 features the negative rail input required when interfacing a dc-coupled, ground-centered source signal to a single-supply differential input ADC. Very-low DC error and drift terms support the emerging 16- to 20-bit SAR input requirements. A wide-range output common-mode control supports the ADC running from 1.8- to 5-V supplies with ADC common-mode input requirements from 0.7 V to greater than 3.0 V. The THS4551 device is characterized for operation over the wide temperature range of –40°C to 125°C and is available in 8-pin VSSOP, 16-pin VQFN, and 10-pin WQFN packages.

#### 2.2.3 TPS7A88

6

The TPS7A88 is a dual, low-noise  $(3.8 \ \mu V_{RMS})$  LDO voltage regulator capable of sourcing 1 A per channel with only 200 mV of maximum dropout. The TPS7A88 provides the flexibility of two independent LDOs and approximately 50% smaller solution size than two single-channel LDOs. Each output is adjustable with external resistors from 0.8 to 5.0 V. The TPS7A88 wide input-voltage range supports operation as low as 1.4 V and up to 6.5 V. With 1% output voltage accuracy (over line, load, and temperature) and soft-start capabilities to reduce in-rush current, the TPS7A88 is ideal for powering sensitive analog low-voltage devices [such as voltage-controlled oscillators (VCOs), ADCs, digital-to-analog converters (DACs), high-end processors, and FPGAs]. The TPS7A88 is designed to power up noise sensitive components such as those found in high-speed communication, video, medical, or test and measurement applications. The very-low 4- $\mu$ V<sub>RMS</sub> output noise and wideband PSRR (40 dB at 1 MHz) minimizes phase noise and clock jitter. These features maximize performance of clocking devices, ADCs, and DACs.



#### System Overview

7

#### 2.2.4 OPA376

The OPA376 family represents a new generation of low-noise operational amplifiers with e-trim<sup>TM</sup>, which offer outstanding DC precision and AC performance. Rail-to-rail input and output (RRIO), low offset (25  $\mu$ V, maximum), low noise (7.5 nV/ $\sqrt{Hz}$ ), a quiescent current of 950  $\mu$ A (maximum), and a 5.5-MHz bandwidth make this part very attractive for a variety of precision and portable applications. In addition, this device has a reasonably wide supply range with excellent PSRR, making it attractive for applications that run directly from batteries without regulation. The OPA376 (single version) is available in MicroSIZE SC70-5, SOT-23-5, and SOIC-8 packages. The OPA2376 (dual) is offered in the DSBGA-8, VSSOP-8, and SOIC-8 packages. The OPA4376 (quad) is offered in a TSSOP-14 package. All versions are specified for operation from –40°C to 125°C.



#### 2.2.5 LM7705

The LM7705 device is a switched capacitor voltage inverter with a low-noise, -0.23-V fixed negative voltage regulator. This device is designed to be used with low-voltage amplifiers to enable the amplifiers output to swing to zero volts. The -0.23 V is used to supply the negative supply pin of an amplifier while maintaining less than 5.5 V across the amplifier. Rail-to-rail output amplifiers cannot output 0 V when operating from a single-supply voltage and can result in error accumulation due to amplifier output saturation voltage being amplified by following gain stages. A small negative supply voltage will prevent the amplifiers output from saturating at 0 V and will help maintain an accurate zero through a signal processing chain. Additionally, when an amplifier is used to drive an input of the ADC, the amplifier can output a zero voltage signal and the full input range of an ADC can be used. The LM7705 device has a shutdown pin to minimize standby power consumption.

#### 2.2.6 REF5050

8

The REF50xx is a family of low-noise, low-drift, and very-high precision voltage references. These references are capable of both sinking and sourcing current and have excellent line and load regulation. Excellent temperature drift (3 ppm/°C) and high accuracy (0.05%) are achieved using proprietary design techniques. These features, combined with very-low noise, make the REF50xx family ideal for use in high-precision data acquisition systems. Each reference voltage is available in both high grade (REF50xxIDGK and REF50xxID) and standard grade (REF50xxAIDGK and REF50xxAID). The reference voltages are offered in 8-pin VSSOP and SOIC packages and are specified from –40°C to 125°C.

9

#### 2.3 System Design Theory

The system consists of a summing stage, active filter, ADC driver, charge kickback filter, and a SAR ADC. Two such stages are used in this TI Design, one for I and other for Q voltage output signal, which demonstrates simultaneous sampling of I and Q signals received from receive AFEs. The I and Q voltage outputs from different receive AFEs are summed and filtered before digitizing. The TIDA-01351 design demonstrates the summing of I and Q signals from eight receive AFEs. The ADC used in this TI Design is a 1-MSPS, 20-bit fully-differential SAR ADC. The SAR ADC provides true raw data with low latency and good SNR. For even higher SNR, an external digital filter can be used. The TIDA-01351 filter design is designed to have a completely flat passband for the audio band ranging from 54 Hz to 20 kHz. This TI Design also has a complete low-noise power supply solution.

## 2.3.1 Summing Stage, Active Filter, ADC Driver, and Charge Kickback Filter

3 shows the summing stage, active filter, gain stage, ADC driver, charge kickback filter, and ADC. The same circuit is replicated for both I and Q channels.






图 3. Summing Stage, Active Filter, ADC Driver, and Charge Kickback Filter Circuit

#### 2.3.1.1 Summing Circuit and Gain Stage

Summing circuit is designed to sum all the I and Q voltage outputs from eight receive AFEs of ultrasound system. Each input signal is differential, and the same circuit is used for both I and Q signals. Assuming the same input is coming from the receive AFEs, the Thevenin equivalent of all summing resistor R (1 k $\Omega$ ; see [3] 3) is Rth 120  $\Omega$  (see [3] 4). This Rth (120  $\Omega$ ), R1 (887  $\Omega$ ), and R2 (10 k $\Omega$ ) forms a gain of 10 [R2 / (Rth + R1)]. In some applications if the input signal level is low, such a high gain is required.






图 4. Thevenin Equivalent of Summing Stage

#### 2.3.1.2 Input High-Pass Band Limiting Filter

In reference to 图 3, the high-pass filter, R1, and C1 are calculated for a 54-Hz, -3-dB cutoff frequency. For RC filter cutoff frequency, use 公式 1.

$$f_{-3dB_{-}RC_{-}CUTOFF} = \frac{1}{2\pi \times R1 \times C1} \tag{1}$$

Where:

• R1 = 887 Ω  
• C1 = 3.3 µF  

$$f_{-3dB_{-RC_{-}CUTOFF}} = \frac{1}{2\pi \times R1 \times C1} = \frac{1}{2 \times 3.14 \times 887 \times 3.3 \times 10^{-6}} = 54 Hz$$

ZHCU212B-December 2016-Revised October 2017 适用于超声波 CW 多普勒的高分辨率、高 SNR 的真实原始数据转换参考设计 11

(2)

#### 2.3.1.3 Input Low-Pass Band Limiting Filter

In reference to 🛽 3, the low-pass filter, R2, and C2 are calculated for 285 kHz, –3-dB cutoff frequency.

For RC filter cutoff frequency, use  $\Delta$ degree 2.

$$f_{-3dB\_RC\_CUTOFF} = \frac{1}{2\pi \times R2 \times C2}$$

Where:

- R2 = 10 kΩ
- C2 = 56 pF

$$f_{-3dB_{-}RC_{-}CUTOFF} = \frac{1}{2 \times 3.14 \times 10 \times 10^{3} \times 56 \times 10^{-12}} = 285 \ kHz$$

#### 2.3.1.4 Input Driver Circuit

#### 2.3.1.4.1 Input Buffer Amplifier

The input driver circuit for a high-precision ADC consists of two main parts: a driving amplifier and a flywheel RC filter. The amplifier is used for signal conditioning of the input signal. The driving amplifier's low output impedance provides a buffer between the signal source and the switched capacitor inputs of the ADC. The RC filter helps attenuate the sampling charge injection from the switched capacitor input stage of the ADC and functions as a charge kickback filter to band-limit the wideband noise.

The input op amp must support following key specifications:

- 1. RRIO
- 2. Low power, low noise
- 3. High, small-signal bandwidth with low distortion at high frequencies

The THS4551 is designed to drive precision (16-, 18- and 20-bit) SAR ADCs at sample rates up to 1 MSPS. The combination of low-output impedance (10  $\Omega$  at 10 kHZ to 1 MHz). low THD, low noise (3 nV/ $\sqrt{Hz}$ ), and fast settling time (18-bit settling time: 4-V step, < 500 ns) make the THS4551 the ideal choice for driving the SAR ADC inputs. The THS4551 is a fully differential amplifier; hence, only one op amp is required to drive an ADC. The device also has independent control over output common mode. THS4551 provides a very good noise figure of 3 nV/ $\sqrt{Hz}$ , with single-ended op amps the noise figure will be 1.414 times the value specified for the op amp. In this TI Design, two THS4551 devices can be replaced with a single dual FDA THS4552. See the THS4552 datasheet[4] for more details.

#### 2.3.1.4.1.1 Settling Time


For DC signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurate settling of the signal at the inputs of the ADC during the small acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier datasheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 20-bit accuracy. Therefore, always verify the settling behavior of the input driver by TINA-TI™ SPICE-based simulations before selecting the amplifier.



In [8] 5, C<sub>FLT</sub> is connected as differential capacitor across the input of the ADC. This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 20 times the specified value of the ADC sampling capacitance. For the ADS8900B, the input sampling capacitance is equal to 60 pF; therefore, it is recommended to keep greater than 1200 pF. The capacitor must be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, low-voltage coefficient, and stable electrical characteristics under varying frequency, and time. Besides reducing the sampling charge injection, the RC filter helps to band-limit the noise fed into the input of the ADC. See the *Precision Analog Applications Seminar*[2] for details on driving the SAR ADC.



𝔅 5 shows the input circuit of a typical SAR ADC. During the acquisition phase, the SW switch closes and connects the sampling capacitor (C<sub>SH</sub>) to the input driver circuit. This action introduces a transient on the input pins of the SAR ADC. An ideal amplifier with 0 Ω of output impedance and infinite current drive can settle this transient in zero time. For a real amplifier with non-zero output impedance and finite drive strength, this switched capacitor load may create stability issues.



Copyright © 2017, Texas Instruments Incorporated

图 5. Input Sample and Hold Circuit for Typical SAR ADC

The RC charge kickback filter helps address these issues. The capacitor  $C_{FLT}$  helps reduce the sampling charge-kickback at the ADC input and provides a charge bucket to quickly charge the input capacitor  $C_{SH}$  during the sampling process.

When SW closes, the worst-case voltage difference between the sampling capacitor ( $C_{SH}$ ) and the filter capacitor ( $C_{FLT}$ ) is the full-scale input range supported by the SAR ADC (that is,  $V_{REF}$ ). The charge required for the ADC sampling capacitor is given by  $\Delta$  $<math> \pm 3$ .

$$Q_{SH} = C_{SH} \times Vref \tag{3}$$

As a general rule, the value of the capacitor  $C_{FLT}$  must be selected such that it provides this charge without dropping its voltage by more than 5% (see  $\Delta \pm 4$ ).

$$Q_{FLT} = C_{FLT} \times \Delta V_{FLT} \le C_{FLT} \times (0.05 \times V_{REF})$$
(4)

By the principle of charge conservation, the charge required by the sampling capacitor must be equal to the charge provided by the filter capacitor. Using this principle, derive  $\Delta \vec{x}$  5,  $\Delta \vec{x}$  6, and  $\Delta \vec{x}$  7.  $Q_{SH} = Q_{FLT}$ (5)

$$\rightarrow C_{SH} \times V_{REF} \leq C_{FLT} \times (0.05 \times V_{REF})$$

$$\rightarrow C_{FLT} \geq 20 \times C_{SH}$$
(6)
(7)

注: Driving capacitive loads can degrade the phase margin of the input amplifiers, thus, making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors  $(R_{FLT})$  are used at the output of the amplifiers. A higher value of  $R_{FLT}$  is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of  $R_{FLT}$  requires balancing the stability and distortion of the design.

## 2.3.1.4.1.2 RC Filter Passive Components Selection

System Overview

(8)

(11)

The critical passive components are resistor ( $R_{FLT}$ ) and capacitor ( $C_{FLT}$ ) for RC filter. The resistor tolerance must be less than 1% because use of differential capacitor at input balances the effect due to any resistor mismatch. The type of capacitor should be COG (NPO) because this capacitor has high-Q and low-temperature coefficient and stable electrical characteristics over voltage, frequency, and time variations.

## 2.3.1.4.1.3 To Select C<sub>FLT</sub>

The input capacitance for the ADS8900B is 60 pF. The filter capacitor  $C_{FLT}$  should be 20 times greater than the sampling capacitor of ADC (公式 7).  $C_{FLT} \ge 20 \times C_{SH} = 20 \times 60 \ pF = 1.2 \ nF$ 

## 2.3.1.4.1.4 To Select R<sub>FLT</sub>

Minimum value of  $R_{FLT}$  can be derived as  $\Delta rac{c}{c}$  9.

$$R_{FLT} \ge \frac{R_0}{9} \tag{9}$$

Considering the effect of RC filter on op amp stability using  $A_{OL}$  response, the output resistance of THS4551 is  $R_o = 10 \ \Omega$  and substituted in .

$$R_{FLT} \ge \frac{R_0}{9} = \frac{10}{9} = 1.1 \ \Omega$$

So, the value of  $R_{FLT}$  can be chosen greater than 1.11  $\Omega$ .

The R<sub>FLT</sub> and C<sub>FLT</sub> are calculated for 15-MHz, –3-dB cutoff frequency with R<sub>FLT</sub> and C<sub>FLT</sub> value consideration. For the RC filter cutoff frequency, see  $\Delta \pm 10$ .

$$f_{-3dB_{-}RC_{-}CUTOFF} = \frac{1}{2\pi \times C_{FLT} \times R_{FLT}}$$
(10)

Where:

- C<sub>FLT</sub> = 2 nF
- f<sub>-3dB</sub> = 15 MHz


$$R_{FLT} = \frac{1}{2 \times \pi \times C_{FLT} \times f_{-3dB_{-}RC_{-}CUTOFF}}$$
$$R_{FLT} = \frac{1}{2 \times 3.14 \times 2 \times 10^{-9} \times 15 \times 10^{6}} = 5.1 \,\Omega$$



#### 2.3.2 Analog-to-Digital Conversion


The ADS8900B is a fully-differential, 20-bit, 1-MSPS SAR ADC with integrated reference buffer, integrated LDO, and multiSPI digital interface. The SAR ADC provides true raw data with low latency and good SNR. For even higher SNR, an external digital filter can be used.

ADC SPI (multiSPI): The ADS8900B has integrated multiSPI that is backward compatible with the traditional SPI and configurable SDO lines (one, two, three, and four). The configurable feature simplifies board layout, timing and firmware, and achieves high throughput at lower clock speeds, thus, allowing easy interface with embedded MCUs, DSPs, and FPGAs. 8 6 shows the logical connection for simultaneous I and Q sampling. 7 shows the configuration for independent I or Q channel sampling. Detailed information on multiSPI can be found in ADS8900B datasheets[5].



Copyright © 2016, Texas Instruments Incorporated

图 6. MultiSPI Configuration for Simultaneous I and Q Sampling




Copyright © 2017, Texas Instruments Incorporated

图 7. MultiSPI Configuration for Independent I or Q Channel Sampling



## 2.3.3 Reference Voltage Generation and CM Voltage Generation

The onboard 5-V reference REF5050 (ultra-low noise, low drift, and high precision) generates both ADC common-mode voltage and ADC reference voltage. To exercise the complete dynamic range of the ADS8900B, the common-mode voltage at the ADS8900B inputs is established at a value of 2.5 V (5 V / 2) by using the VCOM pins of the THS4551 amplifier's onboard reference REF5050. The reference buffer can be realized using a single amplifier having high bandwidth, low open-loop output impedance, low offset, and low drift specifications, as shown in 🕅 8. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz for CM voltage generation.



#### 图 8. Reference Voltage Generation and CM Voltage Generation

## 2.3.4 Power Supply

The TPS7A88 is selected is to convert 6-V input to 5.3 V and 3.3 V. With The TPS7A88's flexibility of having two independent LDOs, it is possible to generate a voltage output of 5.3 V for the analog section and 3.3 V for the digital section of the ADC. The TPS7A88 has 1-A, low noise (3.8  $\mu$ V<sub>RMS</sub>), and wideband PSSR capability, which makes it well suited for this TI Design.




图 9. The Power Tree

The EEPROM on the ADS8900BEVM uses a 3.3-V power supply generated directly by the precision host interface (PHI). The ADC and analog input drive circuits are powered by the TPS7A88 onboard, which is a low-noise linear regulator that uses the 6-V input to generate a cleaner 5.3-V and 3.3-V output. The 3.3 V is supplied to the digital section of the ADC. The power supply for each active component on board is bypassed with a ceramic capacitor placed close to that component.

To get better noise rejection, ferrite beads are used at the output of both 5V3 and 3V3 power supplies.



#### 2.3.5 Host Interface

PHI is TI's SAR ADC evaluation platform, which supports the entire TI SAR ADC family. By using PHI, the TIDA-01351 easily communicates with the host PC using a USB interface. PHI supports the ADS8900B multiSPI and onboard configuration I<sup>2</sup>C EEPROM interface. PHI GUI software can be used to evaluate both AC and DC parameter of the ADS8900B. For more information on PHI, refer to the ADS8900BEVM-PDK quick start guide[6]. The TIDA-01351 board along with the PHI controller board enables the accompanying computer software to communicate with the ADC over USB for data capture and analysis. The PHI board primarily serves three functions:

- Provides a communication interface from the TIDA-01351 board to the computer through a USB port
- · Provides the digital input and output signals necessary to communicate with the ADS8900B
- Supplies power to all EEPROM on TIDA-01351 board


The TIDA-01351 board interfaces with the PHI that, in turn, communicates with the computer over USB. There are two devices on board with which the PHI communicates: the ADS8900B ADC (over SPI or multiSPI) and the EEPROM (over I<sup>2</sup>C). Once the hardware is initialized, the EEPROM is no longer used.



## 3 Hardware, Software, Testing Requirements, and Test Results

#### 3.1 Required Hardware and Software

#### 3.1.1 Hardware



#### 图 10. TIDA-01351 PCB Connector Configuration

- Power supply connector (J23): This pin is used to connect the input power supply. Set power supply to 6 V with 1-A current limit.
- Input signal (J3-J18): Eight differential input signals are fed to the board using the connectors from J3 to J18. These signals will be summed, filtered, and amplified before digitizing.
- PHI board interface connector (J24): The PHI interface connector uses the TIDA-01351 to communicate with the host through USB interface. By using PHI, the TIDA-01351 easily communicates with the host PC using a USB interface. PHI supports the ADS8900B multiSPI and onboard configuration I<sup>2</sup>C EEPROM interface.
- Programming interface: The PHI interface connector uses the TIDA-01351 to communicate with the host through USB interface. By using PHI, the TIDA-01351 easily communicates with the host PC using a USB interface. PHI supports the ADS8900B multiSPI and onboard configuration I<sup>2</sup>C EEPROM interface. See <sup>††</sup> 2.3.5 for more details.



#### 3.1.2 Software

### 3.1.2.1 ADS8900BGUI Panel

The ADS8900B GUI software, which is based on the LabVIEW<sup>™</sup> platform, validates the reference design.

 $\boxtimes$  11 and  $\boxtimes$  12 show the available test options in ADS8900B GUI.

		[VI	I Connected : ADS8900EVM	Connect to Hardware
	ages			
<pre>two were were were were were were were we</pre>	Register Map Config			
	Enne Doman Display     Spectral Analysis     Histogram Analysis     Linearity Analysis     Reference Setting Analysis		Y Scale fit Auto mode	
	Device Reset			
Other         0000 <t< td=""><td>Interface Configuration</td><td></td><td></td><td></td></t<>	Interface Configuration			
Ministry		220-1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		-0.002
Description	SDO Mode			5
Durition         000         00	SPI - same as 💌	8 100-		HH 8
Durition         000         00			ANA	
	Dual SDO	120-		
Out The Control of the Contr				-0.001
Control         Control <t< td=""><td></td><td></td><td></td><td></td></t<>				
Opti Tarenty Zine         201         1         0         0		60-101111111111111111111111111111111111		
Cold Transie Cold         -10         -10         -10           Price Strends         Price Strends         -10         -10         -10           Strends         Price Strends         -10         -10         -10         -10           Strends         Price Strends         -10         -10         -10         -10         -10           Strends         Price Strends         -10	SDR 💌	40		
Immedia         100000         10000	Data Transfer Zone	20-		1
Sector         Sector<				- 0
Image: Second		114166 116000 118000 120000 122000 124000 126000 128000	130000 132000	133868
Stat Kingson, Child         Stat Kingson, Child         Stat and Max Values         Status           More Mark         Status         Status         Status         Status           Status         Status         Status         Status         Status           Status         Status         Status         Status         Status           Status         Status         Status         Status         Status				
Tápit         Abinubit           Sendels discretel Tápit         Sendels discretel Tápit         Ma ad Mar Valere Mar (Ma 2014)           Sendels discretel Tápit         Sendels discretel Tápit         Ma ad Mar Valere Mar (Ma 2014)           Verto         Bail           Verto         Bail           Verto         Bail           Verto         Bail           Verto         Sendels	SP1_00_D	< m		
Corr         Samples         Samples         Max (vit 2003)           Samples         Samples         Max (vit 2003)           Corr         Samples         Max (vit 2003)           Vet(0)         Samples         Max (vit 2003)           Vet(0)         Samples         Max (vit 2003)           Vet(0)         Max (vit 2003)         Max (vit 2003)				
Sample         Sample         Sample         Nuc.coli         N				
Sample Market         Sol         Cashet         Sol         6.003           1.004 (*)         502         0.003         0.003         0.003           0.004 (*)         502         0.003         0.003         0.003           0.004 (*)         502         0.003         0.003         0.003           0.005 (*)         0.004         0.003         0.003         0.003           0.005 (*)         0.004         0.004         0.004         0.003	40M 🔄 40.00M			
Import         Strend (k)         Strend (k)           Unit (k)         SS22k1         Min_Uoit           Optime Mode         5         27         46.9566.6				
Update Mode 5 Min_Code Min_Volt		202100	302	0.003
Update Mode 5	1.00M (\$ 930.23k			
	Update Mode			
	Immediate 💌		-7	-6.676E-5

	EVM Connected : ADS8900EVM 🛛 🗹 Connect to Hardwar
15	
egister Map Config me Domain Display sectral Analysis stogram Analysis nearity Analysis	Spectral Analysis
ference Settling Analysis	20-
Device Reset	0-
lace Configuration	-20-
DI Mode	-40 -
SPI 00 💌	G 40-
DO Mode	()
SPI - same as 💌	§ -100-
00 Width	
	Ê -120-
Dual SDO	100-1120- -140-141 Lulua
Dual SDO .	
Dual SDO  Conce SCLK	<ul> <li>Fig. 10. Little and a set of a set</li></ul>
Dual SDO  Clock Source SCLK International SCLK International Science SCLK International Science SCLK International Science SCILK Internationa	
Dual SDO  Conce SCLK	<ul> <li>Fig. 10. Little and a set of a set</li></ul>
Dual SDO  U  Jock Source SCLK U  Iata Rate SDR U	and the provided of the provid
Dual SDO  Clock Source SICLK Clock Rate	and a second static second
Dual SDO   Jock Source  SCLK  Alta Rate  SDR  Ata Transfer Zone	
Dual SDO	
Dual SDO	
Dual SDO	100- 100- 100- 100- 100-100         100-100-100-100-100-100-100-100-100-100
Dual SDO         •           Bock Source         SOLK         •           SOLK         •         ata Rate         SOR           SDR         •         •         ata Rate         SOR           SOR         •         •         •         ocol Solected           SPL_00_D         K frequency(Mz)         •         Achievable           M         (e)         40.00M         •         •	1000         10000         1000 <t< td=""></t<>
Dual SDO         •           Oct Source         SOLK         •           SOLK         •         ata Rate         source           sta Rate         •         •         •           sta Rate         •         •         •         •           sta Transfer Zone         •         •         •         •         •         •           sta Transfer Zone         • <td>100- 100- 100- 100- 100-100         100</td>	100- 100- 100- 100- 100-100         100
Dual SDD   Constants	100         101
Dual SDO         w           Doub SDCA         w           SCLA         w           SCLA         w           SCLA         w           SCR         w           ab Transfer Zone         w           Zone 1         w           cool Selected         m           SPR_00_D         D           K Frequency(Hz)         pt           M         60.00M           gala Ratectors)         pt           Achivacitie         m	100- 100- 100- 100- 100- 100- 100- 100-
Dual SDO         m           Ack Source         SCLK           SCLK         m           SCR         m           As Fase         m           Sore         m           As Transfer Zone         Zone 1           Zone 1         m           Coll Selected         SPL00_D           SPL00_D         SPL00_D           Cfrequencyfild         M           M         S0.02M	100-0         100-0 <td< td=""></td<>
Dual BDO         •           bock Source         SOR           SDR         •           sta Transfer Zone         •           ata Transfer Zone         •           ata Transfer Zone         •           SDR         •           ata Transfer Zone         •           SDR         •           SDR         •           sta Transfer Zone         •           SPR_00_D         •           SPR_00_D         •           Athrewable         •           M         •           atatespec         •           piller Ratespec         •           atatespec         •	Originalization         Open function         Sector

图 11. ADS8900B GUI Demonstrate AC Parameter—Time Domain Display

图 12. ADS8900B GUI Demonstrate AC Parameter—Spectral Analysis

The ADS8900B GUI can be used to validate the following system key specifications:

- 1. Linearity analysis
  - DNL
  - INL
  - Accuracy
- 2. Histogram analysis
  - Effective resolution
- 3. Spectral analysis
  - SNR
  - THD
  - SFDR
  - SINAD
  - ENOB

ADS8900B GUI software can be found at the ADS8900B product folder.

#### 3.1.2.2 ADS8900B Software Start-up Instruction

- 1. Download the latest version of the ADS8900B EVM GUI Installer[7] from the *Tools and Software* folder of the ADS8900B, and run the GUI installer to install the EVM GUI software on the user's computer.
- 2. Accept the license agreements and follow the on-screen instructions to complete the installation.
- 3. See the ADS8900BEVM-PDK User's Guide[8] to install the software GUI.
- 4. See the ADS8900BEVM-PDK User's Guide[8] for GUI settings for ADC control and results capture.

#### 3.2 Testing and Results

#### 3.2.1 Test Setup

I3 shows the TIDA-01351 test setup to validate the ultrasound CW voltage output signal conditioning unit. The test must evaluate the performance of a high-speed (1-MSPS) and high-resolution (20-bit) system that is compliant with testing requirements. The setup has an audio precision AP2700 waveform generator, which is capable of generating a sine pattern with a signal frequency up to 200 kHz. The device requires high precision with very-low ripple power supply to power entire system. This design requires 6-V DC at 43 mA with high precision and low-ripple power. The 6-V DC voltage is generated using Keithley triple output power supply (2230G). The power supply is capable of generating up to 30 V with 0.03% voltage accuracy and 0.1% current accuracy with simultaneous voltage and current indication. The data capturing is established using USB 2.0 interface.





图 13. TIDA-01351 Test Setup

图 14 shows the connections used in testing the TIDA-01351

The ADS8900B GUI software must be installed in the host computer before testing.

- 1. Plug the PHI interface board to the connector J24.
- 2. Connect 6-V DC of power to the J23 connector. Ensure the positive terminal is connected to the positive input of J23 and the negative terminal is connected to the negative input of J23.
- 3. Connect the differential output of function generator to the differential input terminal (J3 connector only) of the TIDA-00732 board (for a 2-kHz input signal frequency, 500 mVp-p). The test was done by using only one differential input for both I and Q channel. Hence, the resistors, R (图 3), used on the board was 120 Ω, which is the Thevenin equivalent of eight 1-kΩ resistors used for the eight different channels. The identical circuit was used for both I and Q signals. Also, make sure both differential signals are balanced and configured, as shown in 表 4.



#### 图 14. TIDA-01351 Control Through PHI Controller Using ADS8900B GUI

#### 表 4. Function Generator Settings

FUNCTION	GENERATOR
Pattern	Sine
Voltage	500 mVp-p at 2 kHz, 20 kHz 10 uVp-p at 2 kHz
Frequency	2 kHz, 20 kHz
Source impedance	40 Ω

To evaluate the performance of TIDA-01351, the following test cases were created:

- 1. Generate as sine wave of 500 mVp-p (adjust to cover full dynamic input range, 2 kHz and 20 kHz).
- 2. Run ADS8900B GUI.
- 3. Capture the spectral analysis results (SNR, THD, and ENOB) and time domain display results.

The test results are taken for 2-kHz and 20-kHz input frequency for a 500-mVp-p input voltage and a 2-kHz input frequency for 10  $\mu$ Vp-p.



#### 3.2.2 Test Data

#### 3.2.2.1 ADC Sensitivity Measured With 2-kHz Input Signal

 $\boxed{8}$  15 shows the ADC's minimum detectable capability. The capability was captured with a 2-kHz input signal with a gain of 10. This test confirms that ADC can discern a 10- $\mu$ Vp-p signal.




图 15. ADC Sensitivity Measured With 10-µVp-p Input Signal at 2 kHz

#### 3.2.2.2 ADC AC Performance (SNR and ENOB) With Gain of 1

[Ⅰ 16 shows the ADC performance (SNR, THD, and ENOB) with a gain of 1 at 2 kHz. The SNR is 101.2 dB at a high speed of 1 MSPS, ENOB is 16.45.

					EVM Conn	ected : ADS8900EVM	Co	nnect to Hardwa
apes								
Register Map Config Time Domain Display	Cusatur	Analysis						
Spectral Analysis	Spectra	I Analys	IS					
Histogram Analysis Linearity Analysis					Mark Harmonics	Display DC	生感素	B FFT 🔼
Reference Setting Analysis	20-							
	0-							
Device Reset								
iterface Configuration	-20 -							
SDI Mode	-40 -							
SP1 00 💌	-60-							
	8							
SDO Mode	8 -100-							
SPI - same as 💌								
SDO Width	() 80 - 90 - 90 - 90 - 90 - 90 - 90 - 90 - 9	1 1						
Dual SDO 💌	-120- -140-			in close which a set which a set				
Dual SDO 💌 Clock Source								
Dual SDO Clock Source SCLK	-140 - 140 - 140 - 160 -	in and the state of the state o	alles sound and films	an in the last state of the state	literaturation	anana an in	i kata sa	del
Dual SDO 💌 Clock Source SCLK 💌 Data Rate	-140 - 160 - -160 - -180 -	tere finale entre	i aliya paga nga kana	a Nasian Inggan	Harringen der sekere	bolelooretutoole	(he)Ph	de.
Dual SDO Clock Source SCLK	-140- -160- -180- -200-	enti (terri e lentet		aliplantian.	Hima na mana ang ang ang ang ang ang ang ang ang	independente P	ei dan ping	di.
Dual SDO 💌 Clock Source SCLK 💌 Data Rate	-140- -160- -180- -200- -220-	andd (f try g a stadydd	en hander	ukiplandangan.	iin an	inisiones anna 1	elos a	dy.
Dual SDO V Clock Source SCLK V Data Rate SDR V	-140- -160- -180- -200-		2 <b>1</b> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	20000 25000	10 11 10 10 10 10 10 10 10 10 10 10 10 1	1997 1972 - 417 1974 10 400000	elos). A	465'113
Dual SDO  Clock Source SCLK w Data Rate SDR w Data Transfer Zone Zone 1 w	-140- -160- -180- -200- -220-		2 <b>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</b>	20000 25000 Frequency(H2)	30000 35000	10111111111111111111111111111111111111	dinta.	465'113
Dual SDO  Clock Source SCLK  Duala Rate SDR  Data Rate Zone 1 Protocol Selected	-140- -160- -180- -200- -220-	5000 1000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		30000 35000	1011 101 111 1111 10 400000	elester I	au 465113
Dual SDO w Clock Source SCLK w Data Rate SCR w Data Transfer Zone Zone 1 w Protocol Selected SPI_00_D	-140- -160- -180- -200- -220-	50000 1000	2014 14 14 14 14 14 14 14 14 14 14 14 14 1		30000 35000	1947 113 741 (VIA) 10 400000	elos a	405113
Dual SDO w Clock Source SOLK w Data Transfer Zone Zone 1 w Protocol Selected SPI_00_D SCLK (requesc;(Hz)	-140- -160- -180- -200- -220-	50000 1000	2014 <b>14 14 16 16 1</b> 9 10 15000			10 40000		
Dual SDO W Clock Source SCLK W Data Rate SOR W Data Transfer Zone Zone 1 W Protocol Selected SPI_00_D SCLK (requescr()ft2) Tarpot Achievable	-140- -160- -180- -200- -220-	50000 10000	0 150000	Frequency(Hz)		10 40000 Signal power(dBFS)	Harmor	nics(dBC)
Dual BDO                Clock Source SOLK              U Data Relations SDR              Data Transfer Zone Zone 1              Detection 1              Performed Sole Sole Sole Sole Sole Sole Sole Sol	-140- -160- -180- -200- -220- 0			Frequency(Hz)	3		Harmor H1	nics(dBC)
Dual SDD         •           Cock Server         •           Dual Rate         •           Dual Transfer Zone         •           Data Transfer Zone         •           Data Transfer Zone         •           SPL000_D         •           SCLK Frequency(Hz)         •           Tarpint         Achievable           400         •           0         •           0         •           •         •	-140- -160- -180- -200- -220-	50000 10000		Frequency(Hz) Output Parameters SNR(dB) 101.273	5 THD (d8) -110.726	Signal power(dBF3)	Harmor	nics(dBC)
Dual BDO                Clock Source SOLK              U Data Relations SDR              Data Transfer Zone Zone 1              Detection 1              Performed Sole Sole Sole Sole Sole Sole Sole Sol	-140- -160- -180- -200- -220- 	• Captur		Frequency(Hz) Output Parameters SNR(d8) 101273 SFDR(d8)	8 -110.726 SIN4D(d8)	Signal power(dBFS) -0.552182 ENOB	Harmor H1 H2 H3 H4	nics(dBC) 0.00 ^ -123.83 -133.66 -138.53 II
Data SDO * Cock Server Data Rate SDR * Data Transfer Zene Zene 1 * Protocol Selected SPP_00_D. SCLIF frequency(Ht) Target Achineable 404 (0 4000H Sampling Rektops) Target Achineable 1000 H 2002x	-140- -160- -180- -200- -220- 0	• Captur		Frequency(Hz) Output Parameters SNR(dB) 101.273	5 THD (d8) -110.726	Signal power(dBF3)	Harmor H1 H2 H3 H4 H5	hics(dBC) 0.00 -123.83 -113.16 -135.14 I
Data SDO * Cock Server Data Rate SDR * Data Transfer Zene Zene 1 * Protocol Selected SPP_00_D. SCLIF frequency(Ht) Target Achineable 404 (0 4000H Sampling Rektops) Target Achineable 1000 H 2002x	-140- -160- -180- -200- -220- 	Capture S # Harmonics	Window	Frequency(Hz) Output Parameters SNR(d8) 101273 SFDR(d8)	5 THD (dB) -110.726 SINAD(dB) 100.805	Signal power(dBFS) -0.552182 ENOB 16.4529	Harmor H1 H2 H3 H4 H5 H6	Nics(dBC) 0.00 -123.83 -113.16 r -138.12 -115.14 -131.22
Data BDD         •           Octor Source         Octor Network           Data Rata         •           Data Transfer Zone         •           Zane 1         •           Protocol Selected         SP(	-140- -160- -160- -20- -200- -	Capture	Window	Frequency(Hz) Output Parameterr SNR(dB) 101273 SFDR(dB) 113.155	5 THD (dB) -110.726 SINAD(dB) 100.805	Signal power(dBFS) -0.552182 ENOB 16.4529	Harmon HI H2 H3 H4 H5 H6 H6 H6	nics(dBC) 0.00 -12383 -11336 -11354 E

图 16. ADC Performance at 2-kHz Input With Gain of 1



Hardware, Software, Testing Requirements, and Test Results

#### 3.2.2.3 ADC AC Performance (SNR, THD, and ENOB) With Gain of 10

图 17 shows the ADC performance (SNR, THD, and ENOB) with a gain of 10 at 2 kHz. The SNR is 94.8 dB at a high speed of 1 MSPS, ENOB is 15.44, and THD is equal to −113.1 dB.

	(ele											
ile Debug Capture Tools H	чер						EVE	A Connect	led : AD S890	NEVM	Connect to I	Hardu
iges .												
Register Map Config Time Domain Display Social Analysis Histogram Analysis Linearity Analysis	Spectral Ar	alysis						Mark H	armonics	Display	00 HB	9
Device Reset	20-										🛛 DUT B 🔽	
Device Selection DUT B	-20 - -40 - -60 -											
SDI Mode SPI 00	(DB) -80 - 90 -100 - 100 -											
SDO Width Dual SDO	-140- -160-	da an an an atao sa				· · · · · ·					a de a de a de a	
Data Transfer Zone	-180-	addink house	Redbarb	. John Ma	an na shi	areh 18	n dh	i (Birl)	nopur	il pinde	e pelitica da	44
Zone 1	-200	100000	150000	200000	250000	3000		350000	4000		150000	495
Protocol Selected	-220-	100000	150000	200000	250000 Frequency(Hz		00	350000	4000		150000	495
Protocol Selected SPI_00_D SCLK Frequency(Hz)	-220-	100000		200000			00	350000	4000		150000	495
trotocol Selected SPI_00_D SCLK Frequency(Hz)	-220-0 50000		150000 Results	SNR T	Frequency(Hz	) H SFDR	SINAD	350000 ENOB	FiCalc	Max Spur	Max Spur	
Protocol Selected SPL00_D SCLK Frequency(Hz) Tarpet Achievable 504 0 50.004 Sampling Rate(sps)	220-0 50000 Samples 262144 •	Capture	Results		Frequency(Hz D Signal Powe (dBFS)	)			Fi Calc (Hz)			
trotocol Selected SPI_00_D SCLK Frequency(Hz) arget Actievable 50M 0 50 00M Sampling Rate(spo) Target Actievable	-220-0 50000		Results	SNR TH (dB) (d	Frequency(Hz D Signal Powe (dBFS)	r SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Protocol Selected SPI_00_D SCLK Frequency(Hz) Tarpot Achievable 500 (0) 50.00M Sampling Rate(spa) Tarpot Achievable 1.00M (0) 1.00M	220 - 50000 Bamples 202144 • Device Fs (Hz) 1.00M		Results	SNR TH (dB) (d	Frequency(Hz D Signal Powe (dBFS)	r SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Protocol Selected SPL_00_D SCLK Frequency(SH2) Tarpott Achivable 500 (S) 50.00M Sampling Rate(sps) Tarpott Achivable 1.00M (S) 1.00M	222- 50000 Samples 202144 • Device Fs (Hc) 1.00M # Harmonics Wir	Capture	Results	SNR TH (dB) (d	Frequency(Hz D Signal Powe (dBFS)	r SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Protocol Selected SPL_00_D SCLK Frequency(Hz) Tarpot Achivable 500 00 Sampling Rate(spa) Tarpot Achivable 1.00M 0 1.00M 10 1.00M	222- 50000 Samples 202144 • Device Fs (Hc) 1.00M # Harmonics Wir	Capture	Results	SNR TH (dB) (d	Frequency(Hz D Signal Powe (dBFS)	r SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	499


图 17. ADC AC Performance With a Gain of 10 at 2 kHz

18 shows the ADC performance (SNR, THD, and ENOB) with a gain of 10 at 20 kHz. The SNR is 92.1 dB at a high speed of 1 MSPS, ENOB is 15.01, and THD is equal to 110.12 dB.

	Help											
							EVI	I Connec	ed : ADS890	OEVM (	Connect to P	lardwa
ages Register Map Config												
Time Domain Display Control Analysis Histogram Analysis Linearity Analysis	Spectral A	nalysis						Mark H	armonics	Display	DC 🖽	10
Device Reset	20-										DUT B 🔽	
Interface Configuration	-20-											
Device Selection	-40 -											
DUTB .	40.											
SDI Mode	ĝ											
SPI 00	90 -100 - 100 -											
SDO Width		المتعادية والمتعاد	de alt	- Louis								
Dual SDO 💌	-140-											
	-160- Hill Adulting	and the state of the	ala para	<b>MANA</b> NA MAN	ida <u>has</u> sa	60.04	linde di	inia.	Mandal	itelen ke	ridateder	i pal
Data Transfer Zone	-160- -180-	den un automotique de la construction de la construcción de la const	an en	And a sub-	нарын	68Diji	ind d	lining	mand	ittim k	nd works	ųы
Data Transfer Zone	-160- -180- -200-	y <mark>lapian den sy h</mark> e	ala papa	wang na ing n Ng ng	nia ja si s	680)	ind d	iriyi	inandali	ittim þ	ndententen	i pi
Data Transfer Zone Zone 1	-160- -180-	100000	150000	20000	250000 Frequency(Hz)	(1979) 30000	1999 ( <sub>1</sub> 4) 20	350000	40000	1111in pa 10 4	1910-1911-1911	49999
Data Transfer Zone Zone 1 • Protocol Selected SPI_00_D	-160 - -180 - -200 - -220 -	100000 10000					1999 ( <mark>1</mark> 9	350000	40000	11(inu  o 20 4	1914 - 1914 - 1914 150000	49999
Data Transfer Zone Zone 1 • Protocol Selected SPL,00_D SCLK Frequency(Nz) Target Achievable	-160- -180 -200- -220- 0 50000	100000	150000 Result		Frequency(Hz)							
Data Transfer Zone Zone 1 • Protocol Selected SPL_00_D SCLK Frequency(Hz)	-160- -180- -200- -220- 0 50000	100000 Capture		SNR THD	Frequency(Hz)	r SFDR	SINAD	350000 ENOB	FiCalc	Max Spur	Max Spur	49999
Data Transfer Zone Zone 1 • Protocol Selected SPL00_D SCLK Frequency(kz) Target Achievable Sold © 50.00M Sampling Rate(sps)	-560- 100- 200- -220- 50000 Samples 202144 •				Frequency(Hz) Signal Powe (dBFS)			ENOB				
Data Transfer Zone Zone 1 x Protocol Selected SPI_00_D SCLK Frequercy(RI) Target Achievable Som I 50.00M Sampting Rate(sps) Target Achievable	-150- -180- -200- -200- 50000 Samples 202144 ×		Result	SNR THD (dB) (dB)	Frequency(Hz) Signal Powe (dBFS)	sFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Data Transfer Zone           Zone 1           Zone 1           SPL 00_D           SCLK Frequency(Hz)           Target           Activable           SoloM           Sampling Rate(sps)           Target           1.00M           1.00M	-160	Capture	Result	SNR THD (dB) (dB)	Frequency(Hz) Signal Powe (dBFS)	sFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Data Transfer Zone Zone 1 v Protocol Selected SPL_00_D SSLK Frequences(pHz) Target Achievable Som 00 Son 200 Sampling Rate(sps) Target Achievable 100M 00 100M Update Mode	-500 -500 -200 -200 -200 -200 -50000 -200 -50000 -200 -50000 	Capture	Result	SNR THD (dB) (dB)	Frequency(Hz) Signal Powe (dBFS)	sFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Duta Transfer Zone Zone 1 ■ SPLoo_D SCLK Frequency(kt) Target Achievable Sol ⊗ GooM Sampling Rate(sp6) Target Achievable 1.00M ⊗ 1.00M	-500 -500 -200 -200 -200 -200 -50000 -200 -50000 -200 -50000 	Capture	Result	SNR THD (dB) (dB)	Frequency(Hz) Signal Powe (dBFS)	sFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	
Data Transfer Zone Zone 1 • Protocol Selected SPL_00_D SCKF Progenecyclt2 Target Achievable Sampling Rate(sps) Target Achievable 1004 00 1004 Update Mode	-500 -500 -200 -200 -200 -200 -50000 -200 -50000 -200 -50000 	Capture	Result	SNR THD (dB) (dB)	Frequency(Hz) Signal Powe (dBFS)	sFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)	1

图 18. ADC AC Performance With a Gain of 10 at 20 kHz

19 shows the phase-shifted time domain display of I and Q signals. One channel is given an attenuation and phase shift compared to the other channel.



# 图 19. Time Domain Display of I and Q Signals (With Attenuation and Phase Shift Given on One Channel)

图 20 shows the time domain display of 20-kHz I and Q signals. Both signals are in phase and have the same gain.




图 20. Time Domain Display of I and Q Signals at 20 kHz



Hardware, Software, Testing Requirements, and Test Results

www.ti.com.cn

 $\boxtimes$  21 shows the ADC performance (SNR, THD, and ENOB) with simultaneous sampling of I and Q signals (Gain = 10 at 20 kHz). The SNR is 89.4 dB and 89.9 dB at a high speed of 1 MSPS, ENOB is 14.5 and 14.6, and THD is equal to -104.5 dB and -107.1 dB.

	Help										0000
ages							EVM Con	nected : A	DS8900EVM	Con	nect to Hardw
Register Map Config Time Domain Display Decide Analysis Histogram Analysis Linearity Analysis	Spectral Analysis						EM.	ark Harmo	nics 🖽 🛙	ksplay DC	出现是
Device Reset	20-										ЛА 🔼
terface Configuration	-20-									R D	л в Г//
Device Selection	-40-										
DUTA&B .	40.										
SDI Mode	8 40-										
SPI00 .	\$ .100-l										
	120-										
SDO Width	140-	James In			and the second second	and the same		him	dia constant	and and	and the second s
Single SDO 💌	-140-										
Date Transfer Trans		a a brite	THE	In the second	1114/1114	A THA	640-14	<b>Male</b>	1214	WHERE WE	Philip
Data Transfer Zone	-100	entration in a	N.T	A Second	add the second	with the	in the second	man	CAP (	<b>u</b> ltrigen	PHILE I
Data Transfer Zone Zone 1	-100- 	enterterterte	- Nor	A Second	anto de	WINIPA	North N	man	nin i	ultripes	PHI P
	-100		120000	140000	180000 10	<b>W W W</b>	64112444 200 22000	10 24000	0 280000	280000	20000 31
Zone 1 💌	-180 - -200 - -220 -	ioo 100000	120000		150000 180 1900000 180	777 179 1 JA	Kirifikiri 200 22000	10 24000	· 25000	280000	300000 31
Zone 1  Protocol Selected SPL_00_S SCLK frequency(Hz)	-180 - -200 - -220 -					7077914 1000 2001	22000	10 24000	19 250000	280000	300000 31
Zone 1  Protocol Selected SPI_00_S	-10- -00- -220- 0 2000 4000 6000 800	ico 100000 Result	s SNR	Fre	signal Power	SFDR	SINAD	0 24000 ENOB	FiCalc	Max Spur	Max Spor
Zone 1  Protocol Selected SPL_00_S SCLK Frequency(Hz) Tarpet Achievable JOM (0) 30.00M Sampling Rate(sps)	-180- -200- -220- 0 20000 40000 60000 800	Result	SNR (d8)	Fre THD (dB)	Signal Power (d8# 5)	SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)
Zone 1  Protocol Selected SPL.00_S SCLK Frequency(Hz) Tarpet Achievable 30M (© 30.00M Samping Rate(sps) Tarpet Achievable	-10- -00- -220- 0 2000 4000 6000 800		s SNR	Fre	signal Power	SFDR	SINAD	ENOB 14.538	FiCalc	Max Spur	Max Spur (Hz) 20019.856
Zone 1 Protocol Selected SPL00_S SCLK frequency(Hz) Tarpt Achievable Sampling Rate(sps) Tarpt Achievable 1.00M © 538.30k	-10- -00- -220- 0 2000 4000 6000 800 Samples 202144 • Capture	Result	SNR (dB) 89.407 89.969	THD (d8) -104.598	Signal Power (dBFS) -0.585	SFDR (08) 102.955	SINAD (48) 89.278	ENOB 14.538	Fi Calc (Hz) 20000.377	Max Spur (dBC) -102.955	Max Spor
Zone 1         •           Protocol Selected SPL,00,5         •           SCLK (requeer,cylkz)         •           Tarpet         Active/able           Sampling Rank(rps)         •           Tarpet         Active/able           Joint W         50.30K           Update Mode         •	190- 200- 200- 2000 4000 6000 80 Samples 21244 Capture Decce Fs (H)	Result DUT A DUT B Harmon	s (d8) 89.407 89.969 nics H1	Fre THD (d8) -104.598 -107.112 H2	Signal Power (dBFS) -0.585 -0.572 H3	SFDR (08) 102.955 103.095 H4	SINAD (48) 89.278 89.885 HS	ENOB 14.538 14.639 H6	Fi Calic (Hz) 20000.377 20000.377 HZ	Max Spur (dBC) -102.955 -103.095 HB	Max Spur (Hz) 20019.856 20019.856
Zone 1  Protocol Selected SPL.00_S SCLK Frogenecy(Hz) Tarpet Achievable 300  Samging Rate(sps) 1.00M  S3.30x		Result DUT A DUT B Harmon	s (dB) 89.407 89.969 hics H1 0.00	Fre (d8) -104.598 -107.112 H2 -110.92	Signal Power (dbf S) -0.585 -0.572 H3 2 -105.81	SFDR (dB) 102.955 103.095 H4 -134.31	SINAD (48) 89.278 89.885 H5 -129.39	ENOB 14.538 14.639 H6 -135.4	Fi Calc (Hz) 20000.377 20000.377 9 -130.35	Max Spur (dBC) -102.955 -103.095 HB 5 -135.5	Max Spor (Hz) 20019.856 20019.856 H9 3 -142.32
Zone 1  Protocol Selected SPL, 00, 5 SCLX (Freeweacy(Hz) Target schwarable 300 % 30, 004 Sampling Rank(ops) Target schwarable 1004 % 538, 30k Update Mode Immediate	2000 2000 2000 2000 2000 2000 2000 200	Result DUT A DUT B Harmon	s (d8) 89.407 89.969 nics H1	Fre THD (d8) -104.598 -107.112 H2	Signal Power (dbf S) -0.585 -0.572 H3 2 -105.81	SFDR (08) 102.955 103.095 H4	SINAD (48) 89.278 89.885 HS	ENOB 14.538 14.639 H6	Fi Calc (Hz) 20000.377 20000.377 9 -130.35	Max Spur (dBC) -102.955 -103.095 HB 5 -135.5	Max Spor (Hz) 20019.85/ 20019.85/ 20019.85/ H9 3 -142.3
Zone 1         •           Protocol Selected SPL,00,5         •           SCLK (requeer,cylkz)         •           Tarpet         Active/able           Sampling Rank(rps)         •           Tarpet         Active/able           Joint W         50.30K           Update Mode         •	2000 2000 2000 2000 2000 2000 2000 200	Result DUT A DUT B Harmon	s (dB) 89.407 89.969 hics H1 0.00	Fre (d8) -104.598 -107.112 H2 -110.92	Signal Power (dbf S) -0.585 -0.572 H3 2 -105.81	SFDR (dB) 102.955 103.095 H4 -134.31	SINAD (48) 89.278 89.885 H5 -129.39	ENOB 14.538 14.639 H6 -135.4	Fi Calc (Hz) 20000.377 20000.377 9 -130.35	Max Spur (dBC) -102.955 -103.095 HB 5 -135.5	Max Spor (Hz) 20019.85/ 20019.85/ 20019.85/ H9 3 -142.3
Zone 1  Protocol Selected SPI,00,5 SCILK (respectively) Sol @ 30.004 Semplong Rate(tops) Target: Arkiveable 1.004 @ 638.30x Update Mode Immediate	2000 2000 2000 2000 2000 2000 2000 200	Result DUT A DUT B Harmon	s (dB) 89.407 89.969 hics H1 0.00	Fre (d8) -104.598 -107.112 H2 -110.92	Signal Power (dbf S) -0.585 -0.572 H3 2 -105.81	SFDR (dB) 102.955 103.095 H4 -134.31	SINAD (48) 89.278 89.885 H5 -129.39	ENOB 14.538 14.639 H6 -135.4	Fi Calc (Hz) 20000.377 20000.377 9 -130.35	Max Spur (dBC) -102.955 -103.095 HB 5 -135.5	Max Spu (Hz) 20019.85 20019.85 H9 3 -142.3

图 21. ADC AC Performance With Gain of 10 at 20 kHz (Same Gain on Both Channels)

22 shows the time domain display of 2 kHz I and Q signals. Both signals are in phase and have the same gain.




图 22. Time Domain Display of I and Q signals at 2 kHz

 $\boxtimes$  23 shows the ADC performance (SNR, THD, and ENOB) with simultaneous sampling of I and Q signals (Gain = 10 at 2 kHz). The SNR is 91.3 dB and 92.1 dB at a high speed of 1 MSPS, ENOB is 14.8 and 14.9, and THD is equal to -105.4 dB and 108.5 dB.

File Debug Capture Tools	Hele											-
								EVM Con	nected : AD	58900EVM	Con	nect to Hardw
ages Register Map Config Time Domain Display Display Analysis Histogram Analysis Linearity Analysis	Spectral	Analysis						E.M.	ark Harmon	ics 🖽 🛙	hisplay DC	田淵間
Device Reset	20-											ла 🖂
	0-											ла 📈
terface Configuration	-20-											
DUTA&B	-40-											
SDI Mode	8 -80-											
SP100 💌	§ -100-											
	(08) -40- +50-100- -100-	1 1 1 1										
SDO Width Single SDO	-140-	استناده والدوم والمادة فتقدر المراجع		م استخده ان	and the state of the	testro di coloci co		and deal	Later in the		Acres of Cold Sec	
Data Transfer Zone	-160 - 17 (PER) - 17 (P	A IN MARCHINE IN THE REAL PROPERTY OF	m test	(month	n kali	(1) have	(specky	<b>HURGH</b>	espano)	(artani-	<b>updativ</b> a	henhe
Zone 1	Contract of the last	40000 0000 80000	10000	120000			1098119 1000 2001	<b>A</b> ( <b>A</b> ( <b>A</b> )	10 24000	250000	280000	30000 31
Zone 1  Protocol Selected SPI_00_S	-180 - -200 - -220 -	* 17 W 1 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	100000	120000		150000 180 quenci(Hz)	1000 200	<b>A ( <sup>1</sup>/</b> 200 22000	10 24000	250000	280000	17 P 17 11 P
Zone 1 Protocol Selected SPI_00_S SCLK frequency(kt) Tarpet Achievable	-180 - -200 - -220 -	4000 coico acico	100000 Results		Fre	quency(Hz)						
Zone 1  Protocol Selected SPL_00_S SCLK Frequency(Rt) Target Achievable 304  30 004	-180- -200- -220- 0 20000			120000 SMR (dl)	Fre		SFDR (dt)	22000 SRIAD (dB)	ENOB	Fi Calc (H)	280000 Max Spor	300000 315 Max Spur
Zone 1  Protocol Selected SPL_00_S SCLK frequency0kt) Target Achievable 300  Sampling Rate(spn) Sampling Rate(spn)	-1800 -2000 -2200- 0 200000		Results	SNR (dE) 91.305	Fre- THD (dB) -105.430	guency(Hz) Signal Power (dBFS) -0.563	SFDR (dB) 105.428	SINAD (dB) 91.141	EN/08	Fi Calc (Hz) 1999.054	Max Spur (dBC) -105.428	Max Spur (Hz) 5999.626
Zone 1  Protocol Selected SPL_00_S SCLK Frequency(Rt) Target Achievable 304  30 004	-180 -200 -220 -220 -200 -220 -20000 -220 -20000 -220 -20000 -220 -20000		Results	SNR (dB)	Fre THD (dB)	guency(Hz) Signal Power (dBFS)	SFDR (dl)	SINAD (dli)	EN/08	Fi Calc (Hz)	Max Spur (dDC)	Max Spur (Hz)
Zone 1  Protocol Selected SPL00 S SCLK Frequency(%) Target Achievable 304 © 30 00M Sampling Rate(sps) Target Achievable 1.00M © 638.30k	-180- 200- 220- 0 20000 Samples 202144		Results	SNR (d8) 91.305 92.111 ics	Fre- THD (dB) -105.430 -108.500	guency(Hz) Signal Power (dBF 5) -0.563 -0.551	SFDR (d8) 105.428 108.785	SINAD (dll) 91.141 92.012	ENOB 14.847 14.992	Fi Calc (Nz) 1999.064 1999.064	Max Spur (dBC) -105.428 -108.785	(Hz) 5999.626 5999.626
Zone 1  Protocol Selected SPL.00,5 SCLK (requency(ht) Target Activable Job 00 00 000 Sampling Rate(cps) Target Activable Loom 0 6330k Update Mode	-100- -200- -200- -200- -200- 20000 Samples 202144 - Device Fa (42) 	Capture	Results DUT A DUT B Harmon	SNR (dB) 91.305 92.111 ics H1	Free THD (dB) -105.430 -108.500 H2	quency(Hz) Signal Power (dBFS) -0.563 -0.551 H3	SFDR (dB) 105.428 108.785 H4	SINAD (d8) 91.141 92.012 H5	ENOB 14.847 14.992 H6	Fi Calc (Hz) 1999.064 1999.064 H7	Max Spur (dBC) -105.428 -108.785 HB	Max Spur (Hz) 5999.626 5999.626 199
Zone 1  Protocol Selected SPL 00,5 SCLX (researcy(k)) Target Achievable 1004 © 508.30k Update Mode Immediate •	-100- -200- -200- -200- -200- -200- -200- -2000- Samples 202144 • Device Fs.0402 638.30k	Capture	Results DUT A DUT B	SNR (d8) 91.305 92.111 ics	Fre- THD (dB) -105.430 -108.500	guency(Hz) Signal Power (d0FS) -0.551 -0.551 -0.551 -0.551 -0.551	SFDR (d8) 105.428 108.785	SINAD (dll) 91.141 92.012	ENOB 14.847 14.992	Fi Calc (Hz) 1999.064 1999.064 H7 -135.43	Max Spur (dBC) -105.428 -108.785 HB 3 -131.7	Max Spur (Hz) 5999.626 5999.626 H9 6 -138.03
Zone 1  Protocol Selected SPL.00,5 SCLK (requency(ht) Target Activable Job 00 00 000 Sampling Rate(cps) Target Activable Loom 0 6330k Update Mode	-100- -200- -200- -200- -200- 20000 Samples 202144 - Device Fa (42) 	Capture	Results DUT A DUT B Harmon	SNR (dB) 91.305 92.111 ics H1 0.00	Free THD (dB) -105.430 -108.500 H2 -112.53	guency(Hz) Signal Power (d0FS) -0.551 -0.551 -0.551 -0.551 -0.551	SFDR (dB) 105.428 108.785 H4 -128.58	SINAD (dli) 91.141 92.012 H5 -138.85	ENOB 14.847 14.992 H6 -135.38	Fi Calc (Hz) 1999.064 1999.064 H7 -135.43	Max Spur (dBC) -105.428 -108.785 HB 3 -131.7	Max Sper (Hz) 5999.626 5999.626 H9 6 -138.03
Zone 1  Protocol Selected SPL,00,5 SCLK (received) SPL do Selected SPL do Sele	-100- -200- -200- -200- -200- 20000 Samples 202144 - Device Fa (42) 	Capture	Results DUT A DUT B Harmon	SNR (dB) 91.305 92.111 ics H1 0.00	Free THD (dB) -105.430 -108.500 H2 -112.53	guency(Hz) Signal Power (d0FS) -0.551 -0.551 -0.551 -0.551 -0.551	SFDR (dB) 105.428 108.785 H4 -128.58	SINAD (dli) 91.141 92.012 H5 -138.85	ENOB 14.847 14.992 H6 -135.38	Fi Calc (Hz) 1999.064 1999.064 H7 -135.43	Max Spur (dBC) -105.428 -108.785 HB 3 -131.7	Max Sper (Hz) 5999.626 5999.626 H9 6 -138.03

图 23. ADC Performance With Gain of 10 at 2 kHz (Same Gain on Both Channels)

24 shows time domain display of I and Q signals at 20 kHz. One channel is given twice the gain compared to the other channel.




图 24. Time Domain Display of I and Q Signals at 20 kHz (One Channel is Given Half of the Gain Compared to the Other Channel)





# 图 25. Time Domain Display of I and Q Signals at 2 kHz (One Channel is Given Half of the Gain Compared to the Other Channel)

 $\boxtimes$  26 shows the ADC performance (SNR, THD, and ENOB) with simultaneous sampling of I and Q signals (gain = 10 at 2 kHz) using the 18-bit ADC ADS8910B. The SNR is 94.5 dB and 94.1 dB at a high speed of 1 MSPS, ENOB is 15.3 and 15.3, and THD is equal to -112 dB and -115 dB.

	Help											
								EVM Com	nected : AD	058900EVM	Con	nect to Hard
es lecister Map Config												
Ime Domain Display pectral Antibali listogram Analysis	Spectral	Analysis						11 Ma	srk Harmon	in III	Visplay DC	出河國
inearity Analysis								0.144			August DO	T A
	20-										1 DK	
Device Reset	0-											
rface Configuration	-20-										200	one p v
Device Selection	-40 -											
DUTA&B .												
	-50-											
SDI Mode	() () () () () () () () () ()											
SPI 00 .	-100-											
	a sub											
SDO Width	-120-											
Single SD0 💌	-140-	the loss of a ball of the loss of				a house the same	Constantin In	and a solution		and the second second	and in class	
	-160 - 1 a data data a											
Data Transfer Zona	LAND DURING STREET	inge plat og sterrede.	in a first	http://i	where'	No Pr Inti	an aire	<b>Hip</b> a	网络	<b>What</b> he	<b>M</b> MM	no di
Data Transfer Zone	-180- 1997	rige all the second seconds	in a ha	PTP2P	why!	No Print	in dite	1944 part	un line	in had	hinny	urrhady.
Data Transfer Zone Zone 1	-180 - -200 -	dy blue days	in a hiri	nthai)ai)	(I) (I)	hittin	an aite	ann an	a all a second	'ripeire	hhimp	the hole
Zone 1 💌	-180	and all a state of the second	ull o Mr.A	P <b>T</b> RINI)	viletari	the state of the s	an ai la	illine i	n line	de <mark>i</mark> ter ver	httingi	nopato
Zone 1	-180 - -200 -	40500 60500 80500	100000	120000 1	40303		000 2000	00 22000	0 24000	1011111111 0 260000	280000	303020 3.
Zone 1	-180	4000 6000 8000	100000	120000 1		160000 180 quency(H2)	000 2000	00 22000	0 24000	9 260000	280000	303020 3.
Zone 1  rotocci Selected SPI_00_S CLK Frequency(Hz)	-180	40500 60500 80500		120000 1			000 2000	00 22000	0 24000	0 260000	280000	303030 3-
Zone 1  votocel Selected SPI_00_S CLK Frequency(Hz) arpin Achievable	-110- -200- -220- 0 20000	40500 60500 80500	100000 Results		Free	quency(Hz)						
Zone 1  votocci Selected SPI_00_S CLK Frequency(Hz) arpit Achievable	-180 -200 -220 0 20000			SNR	THD	quency(Hz) Signal Power	SFDR	SINAD	0 24000 ENOB	0 250000	Max Spur	Max Spu
Zone 1  votocol Selected SPI_00_S CLK Frequency(Hz) arptin Achievable 304  S0.00M ampling Rate(sps)	-110- -200- -220- 0 20000			SNR (dB)	Free	quency(Hz)				FiCalc		Max Spu (Hz)
Zone 1  rotocol Selected SPI_00_8 CLK Frequency(Hz) argel Achievable 3064 (\$ 30.00M ampling Rate(sps) arget Achievable	-180- -220- -220- 0 20000		Results	SNR (48) 94.530 -	Free THD (dB)	guency(H2) Signal Power (dBFS)	SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spu
Zone 1 v votocol Selected SPI_00_S CLK Frequency(Hz) arpel Achievable 304 (=) 30.00M ampling Rate(sps) arpel Achievable	-180- -200- -220- 0 20000 Samples 262144 • Device Fs (Hz)		Results DUT A DUT B	SNR (48) 94.530 - 94.190 -	Free THD (dB) 112:307	guency(Hz) Signal Power (dBFS) -0.509	SFDR (dB) 114.127	SINAD (dB) 94.458	ENO6 15.308	Fi Calc (Hz) 1999.064	Max Spur (dBC) -114.127	Max Spu (Hz) 4000.565
Zone 1  votocci Selected Selec	-180 -200 -220 -220 -220 -220 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -20 -2	Capture	Results	5NR (d8) 94.530 - 94.190 -	THD (dB) 112.307 115.193	guency(Hz) Signal Power (dBFS) -0.509 -0.492	SFDR (dB) 114.127 117.953	SINAD (dB) 94.458 94.155	ENOB 15.308 15.348	Fi Calc (Hz) 1999.064 1999.064	Max Spur (dBC) -114.127 -117.953	Max Spu (Hz) 4000.56: 231716.0
Zone 1 v votocci Selactad SP_00_S CLK Frequency(hz) Achievable 3000 Achievable 3000 Achievable 3000 G 633.0x pdate Mode	-180- -200- -200- -200- 20000 Samples 202144 • Dexce Fo (42) 638.300 # # Hammonics	Capture	Results DUT A DUT B Harmon	SNR (48) 94.530 - 94.190 - Ics H1	Free THD (dB) 112.307 115.193 H2	Signal Power (dBFS) -0.509 -0.492 H3	SFDR (dB) 114.127 117.953 H4	SINAD (dB) 94.458 94.155 H5	ENOB 15.308 15.348 H6	Fi Calc (Hz) 1999.064 1999.064 H7	Max Spur (dBC) -114.127 -117.953 H8	Max Spu (Hz) 4000.555 231716.0 H9
Zone 1  votocci Selected Selec	-180 -200 -220 -220 -220 -220 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -2000 -220 -20 -2	Capture	Results DUT A DUT B	5NR (d8) 94.530 - 94.190 -	THD (dB) 112.307 115.193	guency(Hz) Signal Power (dBFS) -0.509 -0.492 H3 3 -117.31	SFDR (dB) 114.127 117.953 H4 -134.66	SINAD (dB) 94.458 94.155	ENOB 15.308 15.348 H6 -138.45	Fi Calc (Hz) 1999.064 1999.064 H7 5 -139.43	Max Spur (dBC) -114.127 -117.953 H8 2 -132.5	Max Spu (Hz) 4000.56: 231716.0 H9 6 -139.1
Zone 1 v votocci Selactad SP_00_S CLK Frequency(hz) Achievable 3000 Achievable 3000 Achievable 3000 G 633.0x pdate Mode	-180- -200- -200- -200- 20000 Samples 202144 • Dexce Fo (42) 638.300 # # Hammonics	Capture	Results DUT A DUT B Harmon	SNR (48) 94.530 - 94.190 - ics H1 0.00	Free THD (dB) 112.307 115.193 H2 -114.13	guency(Hz) Signal Power (dBFS) -0.509 -0.492 H3 3 -117.31	SFDR (dB) 114.127 117.953 H4	SINAD (dB) 94.458 94.155 H5 -135.32	ENOB 15.308 15.348 H6	Fi Calc (Hz) 1999.064 1999.064 H7 5 -139.43	Max Spur (dBC) -114.127 -117.953 H8 2 -132.5	Max Spu (Hz) 4000.56: 231716.0 H9 6 -139.1
Zone 1 v otocci Selected SPL00_S CLK Frequency(Hz) arpol arpol 2082 (© 30.00M) arpol arpol 2080 (© 30.00M) arpol 2080 (© 30.00M) arpol 20	-180- -200- -200- -200- 20000 Samples 202144 • Dexce Fo (Hz) 638.300 # # Hammonics	Capture	Results DUT A DUT B Harmon	SNR (48) 94.530 - 94.190 - ics H1 0.00	Free THD (dB) 112.307 115.193 H2 -114.13	guency(Hz) Signal Power (dBFS) -0.509 -0.492 H3 3 -117.31	SFDR (dB) 114.127 117.953 H4 -134.66	SINAD (dB) 94.458 94.155 H5 -135.32	ENOB 15.308 15.348 H6 -138.45	Fi Calc (Hz) 1999.064 1999.064 H7 5 -139.43	Max Spur (dBC) -114.127 -117.953 H8 2 -132.5	Max Spu (Hz) 4000.56: 231716.0 H9 6 -139.1
Zone 1 v rotocol Selacted SPL.00_S XCLK Frequency/H2 Grapel Active/able 304 © 300000 impling Rade(sps) Inpol Active/able 1.00M © 558.30x Ipdato Mode Immediate v	-180- -200- -200- -200- 20000 Samples 202144 • Dexce Fo (Hz) 638.300 # # Hammonics	Capture	Results DUT A DUT B Harmon	SNR (48) 94.530 - 94.190 - ics H1 0.00	Free THD (dB) 112.307 115.193 H2 -114.13	guency(Hz) Signal Power (dBFS) -0.509 -0.492 H3 3 -117.31	SFDR (dB) 114.127 117.953 H4 -134.66	SINAD (dB) 94.458 94.155 H5 -135.32	ENOB 15.308 15.348 H6 -138.45	Fi Calc (Hz) 1999.064 1999.064 H7 5 -139.43	Max Spur (dBC) -114.127 -117.953 H8 2 -132.5	Max Spu (Hz) 4000.56: 231716.0 H9 6 -139.1

图 26. ADC AC Performance With a Gain of 10 at 2 kHz Using 18-Bit ADS8910B

 $\boxtimes$  27 shows the ADC performance (SNR, THD, and ENOB) with simultaneous sampling of I and Q (gain = 10 at 20 kHz) using the 18-bit ADC ADS8910B. The SNR is 88.8 dB and 88.7 dB at a high speed of 1 MSPS, ENOB is 14.4 and 14.4, and THD is equal to -111 dB and -114 dB.

								EVM Con	nected : Al	SBROOEVM	Con	nect to Hardw
ages Register Map Config Time Domain Display Constructional Display Histogram Analysis Linearity Analysis	Spectral	Analysis						<b>⊡</b> Ma	rk Harmor	iics 🖂 D	lisplay DC	王法国
Device Reset	20-											
sterface Configuration	-20-										V DU	тв 📈
Device Selection												
DUTA&B	-40-											
SDI Mode	00 -80 - 90 -100 - 120 -											
SPI 00	8 -100-											
L	100											
SDO Width		and the second second	عمانا سامر		and the second			a di mana di				and the second second
Single SDO 💌	-140-							u fahahu		himm		
Data Transfer Zone Zone 1 • Protocol Selected SPI_00_S		40000 00000 8000	o zoocoo Albairas	120000 1		160'020 180 Juency(Hz)	00 200	14 <b>1414</b>	Vinpp	0 200000	280000	<b>111751171</b>
Data Transfer Zone Zone 1 • Protocol Selected SPL_00_S SCLK Frequency(Hz)	-160 - -180 - -200 - -220 -	1 1997 1997 1997 1997 1997 1997 40000 00000 0000					011 111 1 000 2005	00 22000	0 24000	o 50000	280200	<b>147147173</b> 2000000 319
Data Transfer Zone Zone 1 • Protocol Selected SPI_00_S	-160- -180- -200- -220- 0 20100		Results	SNR	Frec	uency(Hz) Signal Power	SFDR	SINAD	24000 ENOB	Fi Calc	Max Spur	Max Spur
Data Transfer Zone Zone 1 • Protocol Selected SPL_00_S SCLK Frequency(Hz) Target Achievable 30M 😁 30.06M Sampling Rate(sps)	-160 - 190 - 190 - 190 - 190 - 190 - 200 -			SNR (dB)	Free	uency(Hz)			ENOB			
Data Transfer Zone Zone 1 Protocol Selected SPL00_S SCLK Frequency(IK2) Target Achievable 30M (2) 30.064 Sampling Rate(sps) Target Achievable	-160- -180- -200- -220- 0 20100		Results	SNR (dB) 00.056 -	THD (dB)	uency(Hz) Signal Power (dBFS)	SFDR (dB)	SINAD (dB)	ENOB 14.454	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)
Data Transfer Zone Zone 1 • Protocol Selected SPL_00_S SCLK Frequency(Hz) Target Achievable 30M 😁 30.06M Sampling Rate(sps)	-160- -180- -200- -220- 0 20000 Samples 252164		DUT A	SNR (dB) 88.856 - 88.770 -	THD (dB) 111.654	signal Power (dBFS) -0.532	SFDR (dB) 97.427	SINAD (dB) 00.033	ENOB 14.454	Fi Calc (Hz) 20000.377	Max Spur (dBC) -97.427	Max Spur (Hz) 20019.058
Data Transfer Zone Zone 1 Protocol Selected SPL00_S SCLK Frequency(IK2) Target Achievable 30M (2) 30.064 Sampling Rate(sps) Target Achievable	-160 - 188 - 199 -	Capture	Results	SNR (dB) 88.856 - 88.770 -	THD (dB) 111.654	signal Power (dBFS) -0.532	SFDR (dB) 97.427	SINAD (dB) 00.033	ENOB 14.454	Fi Calc (Hz) 20000.377	Max Spur (dBC) -97.427	Max Spur (Hz) 20019.856
Dala Transfer Zone           Zone 1           Protocol Selected           SPL_0o_5           SCLK Frequency(Hz)           Target           Adminischip           Samping Rate(spr)           Target           Target           Adminischip           1004	-160- -180- -200- -200- -200- -200- -200- -2000- 	Casture	Results DUT A DUT B Harmon	SNR (dB) 88.056 - 88.770 - ics H1 0.00	THD (dB) 111.654 114.694 H2 -114.42	signal Power (dBFS) -0.532 -0.516 H3 -115.60	SFDR (dB) 97.427 97.300 H4 -138.70	SINAD (dB) 88.833 88.759 HS -125.83	ENO8 14.454 14.452 H6 -136.23	Fi Calc (Hz) 20000.377 20000.377 H7 H7 8 -132.86	Max Spur (dBC) -97.427 -97.300 HB 3 -133.51	Max Spur (Hz) 20019.856 20019.856 H9 0 -132.44
Dala Transfer Zone Zone 1 • Protocol Selected BPL00_8 SCLK Frequency(Ik) Target Achievable 1006 [2] 030.30k Update Mode Immediate	-160 - 188 - 199 -	Casture	Results DUT A DUT B Harmon	SNR (dB) 88.056 - 88.770 - ics H1	THD (dB) 111.654 114.694 H2	signal Power (dBFS) -0.532 -0.516 H3	SFDR (dB) 97.427 97.300 H4	SINAD (dB) 88.033 88.759 H5	ENOB 14.454 14.452 H6	Fi Calc (Hz) 20000.377 20000.377 H7 H7 8 -132.86	Max Spur (dBC) -97.427 -97.300 HB 3 -133.51	Max Spur (Hz) 20019.856 20019.856 H9 0 -132.44
Data Transfer Zone Zone 1 Protocol Selected SPILoo_S SCLK Frequency(Nr) Target Achievable Sampling Rate(spi) Target Achievable Looki W 638 30k Vojdate Mode	-160- -180- -200- -200- -200- -200- -200- -2000- 	Casture	Results DUT A DUT B Harmon	SNR (dB) 88.056 - 88.770 - ics H1 0.00	THD (dB) 111.654 114.694 H2 -114.42	signal Power (dBFS) -0.532 -0.516 H3 -115.60	SFDR (dB) 97.427 97.300 H4 -138.70	SINAD (dB) 88.833 88.759 HS -125.83	ENO8 14.454 14.452 H6 -136.23	Fi Calc (Hz) 20000.377 20000.377 H7 H7 8 -132.86	Max Spur (dBC) -97.427 -97.300 HB 3 -133.51	Max Spur (Hz) 20019.856 20019.856 H9 0 -132.44

图 27. ADC AC Performance With a Gain of 10 at 20 kHz Using 18-Bit ADS8910B

 $\boxtimes$  28 shows the ADC performance (SNR, THD, and ENOB) with simultaneous sampling of I and Q (gain = 10 at 2 kHz) using the 16-bit ADC ADS8920B. The SNR is 92.7 dB and 92.6 dB at a high speed of 1 MSPS, ENOB is 15.1 and 15.0, and THD is equal to -112 dB and -115 dB.

								EVM Con	nected : A	D S8900EVW	Con	nect to Hardw
çes												
Register Map Config Time Domain Display Spectral Analysis Histogram Analysis Linearity Analysis	Spectral	Analysis						EM.	irk Harmo	nics 🗐	Display DC	王法國
	20-										17 DI	
Device Reset	0-											ла 📈
terface Configuration	-20-											
Device Selection	-40-											
DUTA&B 💌												
	Q -60-											
SDI Mode	8 -80-											
SPI 00 💌	3 -100-											
	00 -80- \$01- \$100- \$120-								. 11			
SDO Width	-140-	and a start of the second second	and second second	ale di Lobel	Mary Longer			in the last	and being		a ta	of Lines Parents
Single SDO 💌	-160-1184											
Zone 1 💌						1		1.11		1	1 the	ad a la
Protocol Selected	-200- -220- 0 20000	40000 60000 80000	100000	120000		160000 180 quency(Hz)	000 2000	00 22000	0 24000	25000	280000	300000 31
SP1_00_S SCLK Frequency(Hz)	-220-	40000 60000 80000		120030			000 2000	00 22000	0 24000	250000	280000	300000 311
SP1_00_S	-220- 0 20000	40000 60000 80000	100000 Results	SNR	Fre	quency(Hz) Signal Power	SFDR	SINAD	0 24000 ENOB	Fi Calc	Max Spur	Max Spur
SPI_00_S SCLK Frequency(Hz) Tarpet Achievable 30M (0) 30.00M	-220-		Results	SNR (dB)	Fre THD (dB)	Signal Power (dBFS)	SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)
SPI_00_S SCLK Frequency(Hz) Target Actievable 30M (a) 30.00M Sampling Rate(sps)	-220- 0 20000 Samples 262144 -		Results	SNR (dB) 92.785	Fre THD (dB) -112.817	signal Power (dBFS) -0.510	SFDR (dB) 114.821	SINAD (dB) 92.743	ENOB 15.113	Fi Calc (Hz) 1999.054	Max Spur (dBC) -114.821	Max Spur (Hz) 4000.562
SP1_00_S SCLK Frequency(Hz) Tarpet Achievable 30M (*) 30.00M Sampling Rate(sps)	-220 0 20000		Results DUT A DUT B	SNR (dB) 92.785 92.634	Fre THD (dB)	Signal Power (dBFS)	SFDR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spor (Hz)
SPL00_S SCLK Frequency(Hz) Tarpet Achievable 3004 (a) 3000M Sampling Rate(sps) Tarpet Achievable 1.00M (c) 638.30k	-220- 0 20000 Samples 262144 -		Results	SNR (dB) 92.785 92.634	Fre THD (dB) -112.817 -115.243	Signal Power (dBFS) -0.510 -0.493	SFDR (dB) 114.821 116.503	SINAD (dB) 92.743 92.610	ENOB 15.113 15.091	Fi Calc (Hz) 1999.054 1999.054	Max Spar (dBC) -114.821 -116.503	Max Spur (Hz) 4000.562 2018.543
SP_00_8 SCLK Frequency(Hz) Tarpot Achievable 30M Sampling Rate(sps) Tarpot Achievable 1.00M 🔮 638.30k Update Mode	-220_0 20000 Samples 262144 • Device F3 (Hz) 638.30k # Hamonics		Results DUT A DUT B Harmoni	SNR (dB) 92.786 92.634 cs H1	Fre (dB) -112.817 -115.243 H2	Signal Power (dBFS) -0.510 -0.493 H3	SFDR (dB) 114.821 116.503 H4	SINAD (dB) 92.743 92.610 H5	ENOB 15.113 15.091 H6	Fi Calc (Hz) 1999.054 1999.054 H7	Max Spar (dBC) -114.821 -116.503 H8	Max Spur (Hz) 4000.562 2018.543 H9
SP_00_S SCLK Frequency(Hz) Tarpot Achievable 300 00 Sampling Rate(ops) Tarpot Achievable 1.00M 🔄 638.30k	-220_0 20000 Samples 262144 - Device Fa (Hz) 638.30K	Capture	Results DUT A DUT B Harmoni	SNR (dB) 92.785 92.634 CS H1 0.00	Fre THD (dB) -112.817 -115.243 H2 -114.8	Signal Power (dBFS) -0.510 -0.493 H3 2 -118.02	SFDR (dB) 114.821 116.503 H4 -127.00	SINAD (dB) 92.743 92.610 H5 -134.70	ENOB 15.113 15.091 H6 -137.4	Fi Calc (Hz) 1999.054 1999.054 H7 6 -136.1	Max Spar (dBC) -114.821 -116.503 H8 19 -132.4	Max Spur (Hz) 4000.562 2018.543 H9 6 -136.73
SP_00_S SCLK Frequency(Hz) Tarpet Achievable 30:00M Sampling Rate(spa) Tarpet Achievable 1:00M © 638:30k Update Mode Immediate •	-220_0 20000 Samples 262144 • Device F3 (Hz) 638.30k # Hamonics	Caphure	Results DUT A DUT B Harmoni	SNR (dB) 92.786 92.634 cs H1	Fre (dB) -112.817 -115.243 H2	Signal Power (dBFS) -0.510 -0.493 H3 2 -118.02	SFDR (dB) 114.821 116.503 H4	SINAD (dB) 92.743 92.610 H5	ENOB 15.113 15.091 H6	Fi Calc (Hz) 1999.054 1999.054 H7 6 -136.1	Max Spar (dBC) -114.821 -116.503 H8 19 -132.4	Max Spur (Hz) 4000.562 2018.543 H9 6 -136.73
SPL_00_S SCLK Frequency(Hz) Target Achievable 30W S Sampling Rate(sps) Target Achievable 1.00M 🔄 638.30k Update Mode	-220_0 20000 Samples 262144 • Device F3 (Hz) 638.30k # Hamonics	Caphure	Results DUT A DUT B Harmoni	SNR (dB) 92.785 92.634 CS H1 0.00	Fre THD (dB) -112.817 -115.243 H2 -114.8	Signal Power (dBFS) -0.510 -0.493 H3 2 -118.02	SFDR (dB) 114.821 116.503 H4 -127.00	SINAD (dB) 92.743 92.610 H5 -134.70	ENOB 15.113 15.091 H6 -137.4	Fi Calc (Hz) 1999.054 1999.054 H7 6 -136.1	Max Spar (dBC) -114.821 -116.503 H8 19 -132.4	Max Spur (Hz) 4000.562 2018.543 H9 6 -136.73
SP_00_S SCLK Frequency(Hz) Target Achievable 30.00M Sampling Relefepol Target Achievable 1.00M @ 638.30k Update Mode	-220_0 20000 Samples 262144 • Device F3 (Hz) 638.30k # Hamonics	Caphure	Results DUT A DUT B Harmoni	SNR (dB) 92.785 92.634 CS H1 0.00	Fre THD (dB) -112.817 -115.243 H2 -114.8	Signal Power (dBFS) -0.510 -0.493 H3 2 -118.02	SFDR (dB) 114.821 116.503 H4 -127.09 -127.09	SINAD (dB) 92.743 92.610 H5 -134.70	ENOB 15.113 15.091 H6 -137.4	Fi Calc (Hz) 1999.054 1999.054 H7 6 -136.1 7 -136.2	Max Spar (dBC) -114.821 -116.503 H8 19 -132.4	Max Sper (Hz) 4000.562 2018.543 H9 6 -136.73 8 -135.82

图 28. ADC AC Performance With a Gain of 10 at 2 kHz Using 16-Bit ADS8920B



Hardware, Software, Testing Requirements, and Test Results

www.ti.com.cn

 $\boxtimes$  29 shows the ADC performance (SNR, THD, and ENOB) with simultaneous sampling of I and Q (gain = 10 at 20 kHz) using the 16-bit ADC ADS8920B. The SNR is 88.4 dB and 88.2 dB at a high speed of 1 MSPS, ENOB is 14.3 and 14.3, and THD is equal to -111 dB and -114 dB.

								EVM Con	nected : A	D S8900EV1	Con	nect to Hardw
ages												
Register Map Config Time Domain Display Breckel Analysis Histogram Analysis Linearity Analysis	Spectral	Analysis						Ma	ark Harmo	inics 📄	Display DC	出演團
Device Reset	0-											
Interface Configuration	-20-										0.00	no po
Device Selection	-40 -											
DUTA&B .	60-											
SDI Mode	80-											
SPI 00 ×	8 -100-											
direct in												
SDO Width	() () () () () () () () () ()	السحير أستريا		معصاليت		an hout of			مسالمينا	- Aurento		بمانعصب
	-120- -140- -160- un mile lie an	and an and a start of the	0.000	a di basa	a in	and the second	ala anna Maisteis	di tahi	ludini Meside	1.44.	a a chuid an Bha chuid an	
SDO Width	-140 -	n na managana ang na mana na m Na	(1 <b>1</b> 7)/171	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(Prink)	- freidig	densprin	ilandayi	tri de	et and	ALMONTAN	dau/by
SDO Width Single SDO	-140 -160- -180- -180-	40000 60000 80000	11 <b>17</b> ]1[77]	120000 14		160000 TEO uency(H2)	1977 1977	1 <b>11 11 11</b>	1 <b>11   11</b> 10 2400	<b>4<sup>1</sup> 11 19 19 1</b> 9	280000	1 <b>/11/1</b> /10/1 300000 31
SDO Viidm Single SDO • Data Transfer Zone Zone 1 • Protocol Selected SPL_00_S SCLK Frequency(Rz)	-140 - -160 - -180 - -200 - -220 -	40000 0000 0000					1977) 1977) 000 2000	1 <b>/11-11/1</b> 00 22000	<b>17 p.4</b> 0 2400	<b>0</b> 260000	280200	1 <b>1111 pr</b>
SDO Width Single SDO • Data Transfer Zone Zone 1 • Protocol Selected SPL_00_S	-140- -160- -180- -200- -220- 0 20000		n noocoo Results	SNR 1	Freq THD 5	uency(Hz)	SFOR	SINAD	0 2400 ENCB	Fi Calc	Max Spur	Max Spur
SDO Viidm Single SDO • Data Transfer Zone Zone 1 • Protocol Selected SPL.00_S SCLX Frequency(R2) Target Achievable	-140- -160- -180- -180- -200- -220- 0 20000		Results	SNR 1 (dB) (	Freq THD 5 (dB)	uency(Hz) Signal Power (dBFS)	SFOR (dB)	SINAD (dB)	ENOB	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz)
SDO Width Single SDO III Data Transfer Zone Zone T III Protocol Selected SPL 00.5 SCLK Frequency(tt) Target Achievable Samping Bate(sps) Target Achievable	-140- -160- 1800- -200- -220- 0 20300 Samples 282144		Results	SNR 1 (dB) ( 88.447 -11	Freq THD 5 (dB) 11,936	lignal Power (dBFS) -0.532	SFDR (dB) 96.498	SINAD (dB) 88.427	EN08 14.397	Fi Calc (Hz) 20000.377	Max Spur (dBC) -95.498	Max Spur (Hz) 20019.856
SDO Wells Single SDO III Data Transfer Zone Zone 1 III Protocol Selected SPI_00,8 SCLK Freegency/B/0 Target & Animable Joan 20 Job/H	-140- -160- -180- -200- -220- 0 20000		Results DUT A DUT B	SNR 1 (dB) 0 88.447 -11 88.297 -11	Freq THD 5 (dB) 11,936	uency(Hz) Signal Power (dBFS)	SFOR (dB)	SINAD (dB)	EN08 14.397	Fi Calc (Hz)	Max Spur (dBC)	Max Spur (Hz) 20019.856
SDO Width Single SDO III Data Transfer Zone Zone T III Protocol Selected SPL 00.5 SCLK Frequency(tt) Target Achievable Samping Bate(sps) Target Achievable	-140- -160- -180- -200- -200- -200- -200- -200- -200- -200- -2000 -200 -2000 -	Capture	Results	SNR 1 (dB) 0 88.447 -11 88.297 -11	Freq THD 5 (dB) 11,936	lignal Power (dBFS) -0.532	SFDR (dB) 96.498	SINAD (dB) 88.427	EN08 14.397	Fi Calc (Hz) 20000.377	Max Spur (dBC) -95.498	Max Spur (Hz)
SDO Wells Bingle SDO ■ Data Transfer Zone Zone 1 ■ Protocol Selected SPI_00.5 CLK Frequency(Nt) Target Achivable 300 00 3000 Samping Satr(crs) Target Achivable 1004 © 508.30k	-140- -160- -160- -220- -220- -220- -2000 -2000 -220- -220- -2000 -2000 -2000 -220- -2000 -200 -2000 -	Capture	Results DUT A DUT B	SNR 1 (dB) ( 88.447 -11 88.297 -11 ics H1	Freq (dB) 11.936 14.449	lignal Power (dBFS) -0.532 -0.516	SFDR (dB) 96.490 96.294	SINAD (dB) 88.427 88.287	ENOB 14.397 14.373	Fi Calc (Hz) 20000.377 20000.377 H7	Max Spur (dBC) -95.498 -95.294 H8	Max Spur (Hz) 20019.856 20019.856 H9
SDO Woth           Single SDO           Data Transfer Zone           Zone 1           Protocol Selected           SP(µ0, S)           SCLK Frequency(N2)           Target           Anniholic           Songley Select(ref)           Target           Activeable           LOKE           Other Sole	-140- -160- -180- -200- -200- -200- -200- -200- -200- -200- -2000 -200 -2000 -	Capture	Results DUT A DUT B Harmon	SNR 1 (dB) ( 88.447 -11 88.297 -11 ics H1 0.00	Freq THD 5 (dB) 11.936 14.449 H2	ignal Power (dBFS) -0.532 -0.516 H3	SFDR (dB) 96.498 96.294 H4	SINAD (dB) 88.427 88.287 H5	ENOB 14.397 14.373 H6	Fi Calic (Hz) 20000.377 20000.377 H7 53 -138.8	Max Spur (dBC) -95.498 -95.294 H8 H8 17 -137.5	Max Spur (Hz) 20019.85/ 20019.85/ H9 5 -131.0

图 29. ADC AC Performance With a Gain of 10 at 20 kHz Using 16-Bit ADS8920B



#### 4 Design Files

#### 4.1 Schematics

To download the schematics, see the design files at TIDA-01351.

#### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01351.

## 4.3 PCB Layout Recommendations




图 30. TIDA-01351 Layout Recommendations






图 31. TIDA-01351 Power Supply Layout Recommendations

#### 4.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01351.

#### 4.4 Altium Project

To download the Altium project files, see the design files at TIDA-01351.

#### 4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01351.

#### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01351.



#### 5 Software Files

To download the software files, see the design files at TIDA-01351.

#### 6 Related Documentation

- 1. Texas Instruments, *18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise*, TIPD115 Design Guide (SLAU515)
- 2. Texas Instruments, Seminars View Precision Analog Applications Seminar, Seminar (SLYP166)
- 3. Texas Instruments, WEBENCH Design Center
- 4. Texas Instruments, *THS4552 Dual-Channel, Low-Noise, Precision 150-MHz, Fully Differential Amplifier*, THS4552 Datasheet (SBOS831)
- Texas Instruments, ADS890xB 20-Bit, High-Speed SAR ADCs With Integrated Reference Buffer, Integrated LDO, and multiSPI Digital Interface, ADS8900B, ADS8902B, ADS890B Datasheet (SBAS728)
- 6. Texas Instruments, Quick Start Guide: ADS8900BEVM-PDK, Quick Start (SLYU041)
- 7. Texas Instruments, ADS8900B EVM GUI Installer, Software (SBAC156)
- 8. Texas Instruments, ADS8900BEVM-PDK User's Guide, User's Guide (SBAU269)

#### 6.1 商标

multiSPI, E2E, e-trim, TINA-TI are trademarks of Texas Instruments. LabVIEW is a trademark of National Instruments. All other trademarks are the property of their respective owners.

#### 7 About the Authors

**LENI SKARIAH** is a systems engineer at Texas Instruments, where she is responsible for developing subsystem design solutions for the Medical, Healthcare and Fitness sector. Leni brings her experience in precision analog and mixed signal designs to this role. Leni earned her Bachelor of Technology in Electronics and Communication Engineering from the University of Kannur and her Master of Technology in Digital Electronics and Communication Systems from Visvesvaraya Technological University, Karnataka.

**SANJAY PITHADIA** is a systems engineer at Texas Instruments, where he is responsible for developing subsystem design solutions for the Medical, Healthcare and Fitness sector. Sanjay has been with TI since 2008 and has been involved in designing products related to energy, smart grid, industrial motor drives, and medical imaging. Sanjay brings his experience in analog design, mixed signal design, industrial interfaces, and power supplies to this role. Sanjay earned his Bachelor of Technology in Electronics Engineering at VJTI, Mumbai.



修订历史

www.ti.com.cn

Page

Page

## 修订历史

注: 之前版本的页码可能与当前版本有所不同。

Changes from A Revisio	n (June 2017) to B Revision
------------------------	-----------------------------

•	已添加 向资源 中添加了 ADS8910B	1
•	已添加 向资源 中添加了 ADS8920B	1
•	已更改 将"特性"中的"设计采用具有 1ppm INL 和 104.5dB SNR 的 20 位 1MSPS SAR ADC (ADS8900B)"更改为"设计采用 1ppm INL 和 104.5dB SNR 的 ADS89x0B (20/18/16 位)	] 1
•	已添加 Table 2: AFEs Compatible With TIDA-01351	
•	已添加 Table 3: Comparison of TI SAR ADC Performance versus Resolution	4
•	已添加 Figure 26: ADC AC Performance With a Gain of 10 at 2 kHz Using 18-Bit ADS8910B	28
•	已添加 Figure 27: ADC AC Performance With a Gain of 10 at 20 kHz Using 18-Bit ADS8910B	<u>29</u>
•	已添加 Figure 28: ADC AC Performance With a Gain of 10 at 2 kHz Using 16-Bit ADS8920B	29
•	已添加 Figure 29: ADC AC Performance With a Gain of 10 at 20 kHz Using 16-Bit ADS8920B	30

#### Changes from Original (December 2016) to A Revision

#### • 己更改 structure to fit current style guide ...... 2

#### 有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在 帮助设计人员开发整合了 TI 产品的 应用; 如果您(个人,或如果是代表贵公司,则为贵公司)以任何方式下载、访问或使用了任何特定的 TI 资源,即表示贵方同意仅为该等目标,按照本通知的条款进行使用。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意,在设计应用时应自行实施独立的分析、评价和 判断, 且应全权负责并确保 应用的安全性, 以及您的 应用 (包括应用中使用 的所有 TI 产品))应符合所有适用的法律法规及其他相关要求。你就您的 应用声明,您具备制订和实施下列保障措施所需的一切必要专业知 识,能够 (1) 预见故障的危险后果,(2) 监视故障及其后果,以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意,在使用或分发包 含 TI 产品的任何 应用前, 您将彻底测试该等 应用 和该等应用所用 TI 产品的 功能。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进 行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他 法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任 何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信 息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许 可。

TI 资源系"按原样"提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、 无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为您辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。 对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (http://www.ti.com/sc/docs/stdterms.htm)、评估模块和样品 (http://www.ti.com/sc/docs/sampterms.htm) 的标准条款。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司