







TLV841

ZHCSMZ5D - APRIL 2020 - REVISED JANUARY 2023

采用 WCSP 封装的 TLV841 小型纳米功率电压监控器

1 特性

旨在实现高性能:

• 纳米静态电流:125nA(典型值) 高阈值精度:±0.5%(典型值)

内置精密迟滞 (V_{HYS}) : 5% (典型值)

适用于多种应用:

• 工作电压范围: 0.7V 至 5.5V

• 可调节阈值电压: 0.505 V (典型值)

• 固定电压 (V_{IT-}): 0.8 V 至 4.9 V (步长为 0.1 V)

• 独立 SENSE 引脚 (TLV841S)

低电平有效手动复位 (MR) (TLV841M)

TLV841 的按钮监控(S/M 系列)

复位延时时间 (t_D): 可基于电容器编程 (TLV841C)

- 下限延时时间:40 µA(典型值),无电容器

 复位延时时间 (t_D): 固定延时时间选项 (TLV841M 和 TLV841S)

- $40 \,\mu\,\text{s}$, 2ms, 10ms, 30ms, 50ms, 80ms, 100ms、150ms、200ms

• 温度范围: - 40°C 至 +125°C

多输出拓扑、封装类型:

• TLV841xxDL:开漏,低电平有效(RESET)

• TLV841xxPL:推挽,低电平有效(RESET)


• TLV841xxDH:开漏,高电平有效(RESET)

• TLV841xxPH:推挽,高电平有效(RESET)

• 封装: 0.73mm x 0.73mm DSBGA

2 应用

- 包括可穿戴设备和助听设备在内的个人电子产品
- 家庭影院和娱乐系统
- 电子销售终端
- 电网基础设施
- 数据中心和企业级计算



典型应用电路

3 说明


TLV841 是一款微功耗精密电压监控器,阈值精度为 ±0.5%, 采用超小型 DSBGA 封装。TLV841 可提供三 种引脚排列系列(S、M、C),解决方案总尺寸非常 小,可提供许多独特选项。监控电压轨或按钮信号时, 内置迟滞及固定或可编程 (TLV841C) 复位延时可防止 发出错误复位信号。在 TLV841S 的低电平有效输出 端,通过在 SENSE 和 RESET 引脚之间添加外部电阻 器,可增加电压阈值迟滞。TLV841 具有精度高、功耗 低、特性出色、外形紧凑等优点,可为个人和消费类产 品等各种电池供电应用提供理想解决方案。

通过单独的 VDD 和 SENSE (TLV841S) 引脚,可实现 高可靠性系统所需的冗余。SENSE 已从 VDD 去耦, 能监控除 VDD 外的轨电压,也可用作按钮输入。 SENSE 引脚的高阻抗输入支持使用可选的外部电阻 器。TLV841S 无需外部电容器即可提供固定复位延时 计时选项。CT 引脚悬空时,TLV841C 支持包括下限 延时的可编程复位延时时间。TLV841M 提供单独的手 动复位 (MR) 引脚,可通过外部信号强制创造复位条 件,也可用作按钮输入。TLV841M 可设置为 VDD 和 MR 引脚监控,从而创建简易双通道监控器解决方案。 TLV841 的工作温度范围为 -40°C 至 +125°C (T_A)。

器件信息

	HH I I I H I I	
器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TLV841	DSBGA (4)	0.73mm × 0.73mm

如需了解封装详细信息,请参阅数据表末尾的机械制图附录。



典型电源电流



Table of Contents

1 特性	1	8.4 Device Functional Modes	19
2 应用		9 Application and Implementation	<mark>2</mark> 0
- ፫/,1 3 说明		9.1 Application Information	
4 Revision History		9.2 Typical Application	
5 Device Comparison		10 Power Supply Recommendations	
6 Pin Configuration and Functions		11 Layout	24
7 Specifications		11.1 Layout Guidelines	<u>2</u> 4
7.1 Absolute Maximum Ratings		11.2 Layout Example	
7.2 ESD Ratings		12 Device and Documentation Support	25
7.3 Recommended Operating Conditions		12.1 Device Nomenclature	
7.4 Thermal Information		12.2 Documentation Support	26
7.5 Electrical Characteristics		12.3 接收文档更新通知	
7.6 Timing Requirements		12.4 支持资源	
7.7 Timing Diagrams		12.5 Trademarks	
7.8 Typical Characteristics		12.6 静电放电警告	26
8 Detailed Description		12.7 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	26
8.3 Feature Description			
<u> </u>			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision C (June 2021) to Revision D (January 2023)	Page
Removed Table 12-2	25
Changes from Revision B (May 2021) to Revision C (June 2021)	Page
• 器件的 RTM	1



5 Device Comparison

图 5-1 shows the device naming nomenclature to compare the different device variants. See 表 12-1 for a more detailed explanation. Please contact Texas Instruments for availability of variant options.




图 5-1. Device Naming Nomenclature



6 Pin Configuration and Functions




图 6-1. YBH 4-Pin DSBGA Package (TLV841S) Top View




图 6-2. YBH 4-Pin DSBGA Package (TLV841C) Top View




图 6-3. YBH 4-Pin DSBGA Package (TLV841M) Top View

表 6-1. Pin Functions

	PI	IN		I/O	DESCRIPTION
PIN NO.	TLV841S	TLV841C	TLV841M	1/0	DESCRIPTION
A1	RESET	RESET	RESET	0	Active-Low Output Reset Signal for TLV841xxxL: This pin is driven logic low when VDD and SENSE voltage falls below the negative voltage threshold ($V_{\text{IT-}}$) or when the $\overline{\text{MR}}$ voltage falls below the logic low threshold. RESET remains logic low (asserted) until $\overline{\text{MR}}$ is above the logic high threshold or for the duration of the delay time period (t_D) after VDD or SENSE voltage rises above $V_{\text{IT-}} + V_{\text{HYS}}$
A1	RESET	RESET	RESET	0	Active-High Output Reset Signal for TLV841xxxH: This pin is driven logic high when VDD or SENSE voltage falls below the negative voltage threshold (V_{IT}) or when the \overline{MR} voltage falls below the logic low threshold. RESET remains logic high (asserted) until \overline{MR} is above the logic high threshold or for the duration of the delay time period (t_D) after VDD or SENSE voltage rises above V_{IT} + V_{HYS}
A2	VDD	VDD	VDD	I	Input Supply Voltage: The VDD pin connects to the power supply to power the device. TLV841C and TLV841M monitor VDD voltage. TLV841S monitors SENSE only. Good analog design practice recommends placing a minimum 0.1 μF ceramic capacitor as near as possible to the VDD pin.
B1	SENSE	_	_	ı	SENSE pin : This pin is connected to the voltage to be monitored. When the voltage on SENSE falls below the negative threshold voltage V_{IT-} , reset asserts. When the voltage on SENSE rises above the positive threshold voltage ($V_{IT-} + V_{HYS}$), reset deasserts. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance.
B1	_	СТ	_	I	Capacitor Time Delay Pin: The CT pin offers a user-programmable reset deassert delay time. Connect an external capacitor on this pin to adjust time delay. When not in use leave pin floating for the smallest fixed time delay.
B1	-	-	MR	I	Manual Reset : Pull this pin to a logic low to assert a reset signal in the RESET output pin (RESET signal for DL and PL option). After $\overline{\text{MR}}$ pin is left floating or pulls to logic high, the RESET output deasserts to the nominal state after the reset delay time (t_D)expires. If unused, the pin can be left floating or connected to VDD.
B2	GND	GND	GND	_	Ground

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage	VDD, SENSE (TLV841S)	- 0.3	6	V
Voltage	CT (TLV841C), MR (TLV841M), RESET (TLV841xxPx), RESET (TLV841xxPx)	- 0.3	V _{DD} +0.3 ⁽³⁾	V
	RESET (TLV841xxDx), RESET (TLV841xxDx)	- 0.3	6	
Current	RESET, RESET		±20	mA
Temperature ⁽²⁾	Operating ambient temperature, T _A	- 40	125	°C
Temperature	Storage, T _{stg}	- 65	150	O

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
- (2) As a result of the low dissipated power in this device, it is assumed that T_J = T_A.
- (3) The absolute maximum rating is (VDD + 0.3) V or 6 V, whichever is smaller

7.2 ESD Ratings

				VALUE	UNIT
V Floatrootetia disabarga	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V		
	V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	VDD (TLV841C, TLV841M)	0.7	5.5	
	VDD (TLV841S)	0.85	5.5	
	VDD (TLV841xxPH)	1	5.5	
Voltage	SENSE	0	5.5	V
	MR ⁽¹⁾ , CT	0	V_{DD}	
	RESET(TLV841xxPL), RESET (TLV841xxPH)	0	V_{DD}	
	RESET(TLV841xxDL), RESET (TLV841xxDH)	0	5.5	
Current	RESET, RESET	- 5	5	mA
T _A	Operating free air temperature	- 40	125	°C
C _{CT}	CT pin capacitor range	0	10	μF

(1) If the logic signal driving MR is less than V_{DD}, then additional current flows into VDD and out of MR. MR pin voltage should not be higher than V_{DD}.



7.4 Thermal Information

		TLV841	
	THERMAL METRIC(1)	YBH (WCSP)	UNIT
		4 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	180.8	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	1.8	°C/W
R ₀ JB	Junction-to-board thermal resistance	58.0	°C/W
ψJT	Junction-to-top characterization parameter	0.9	°C/W
ψ ЈВ	Junction-to-board characterization parameter	58.0	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

At $V_{DDMIN} \le V_{DD} \le 5.5$ V, CT = \overline{MR} = Open, $\overline{RESET}/RESET$ pull-up resistor $R_{pull-up}$ (3) = 100 k Ω to VDD, output reset load C_{LOAD} = 10 pF and over the operating free-air temperature range $-40^{\circ}C$ to 125 $^{\circ}C$, unless otherwise noted. Typical values are at T_A = 25 $^{\circ}C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
COMMON	N PARAMETERS						'	
V _{ADJ-VIT} -	Negative-going input TLV841Sxxx01 ADJ v					0.505		V
V _{IT} -	Negative-going input Fixed threshold version				0.8		4.9	V
V _{IT} ACC	Negative-going input	threshold accuracy	V _{IT} = 0.505 V (TLV841 (Fixed threshold)	Sxx01) or 0.8 V to 1.7 V	-2.5	±0.5	2.5	%
		-	V _{IT} = 1.8 V to 4.9 V (Fi	xed threshold)	-2	±0.5	2	
V	Hystorogia on V ni	n	V _{IT} = 0.505 V and 0.8 V	V	3	5	8	%
V_{HYS}	Hysteresis on V _{IT} - pi	11	V _{IT} = 0.9 V to 4.9 V		3	5	7	70
V_{POR}	Power on reset voltage	up (2)	TLV841xxxLxx	$V_{OL(MAX)} = 300 \text{ mV}$ $I_{RESET(Sink)} = 15 \mu\text{A}$			700	mV
V POR	Fower on reservoitag	G ()	TLV841xxxHxx	V _{OH(MIN)} = 0.8VDD I _{RESET(Source)} = 15 μA			900	IIIV
	Low level output voltage			$V_{DD} = 0.85 V$ $I_{RESET(Sink)} = 15 \mu A$ $I_{RESET(Sink)} = 15 \mu A$			300	mV
V _{OL}				$V_{DD} = 3.3 \text{ V}$ $I_{RESET(Sink)} = 2 \text{ mA}$ $I_{RESET(Sink)} = 2 \text{ mA}$			300	mV
				$V_{DD} = 5.5 \text{ V}$ $I_{RESET(Sink)} = 2 \text{ mA}$ $I_{RESET(Sink)} = 2 \text{ mA}$			300	mV
				V _{DD} = 1 V I _{RESET(Source)} = 15 μA I _{RESET(Source)} = 15 μA	0.8V _{DD}			٧
V_{OH}	High level output voltage			V _{DD} = 1.8 V I _{RESET(Source)} = 500 μA I _{RESET(Source)} = 500 μA	0.8V _{DD}			V
				V _{DD} ≥ 3.3 V I _{RESET(Source)} = 2 mA I _{RESET(Source)} = 2 mA	0.8V _{DD}			V
I	Open-Drain output leakage current			T _A = −40°C to 85°C		10	100	n^
I _{lkg(OD)}						10	350	nA
I _{DD}	Supply current into VDD pin	Supply current into VDD pin	V _{DD} = 5.5 V V _{IT -} = 1.9 V to 4.9 V			0.125	1	μΑ

7.5 Electrical Characteristics (continued)

At $V_{DDMIN} \le V_{DD} \le 5.5$ V, CT = \overline{MR} = Open, $\overline{RESET}/RESET$ pull-up resistor $R_{pull-up}$ (3) = 100 k Ω to VDD, output reset load C_{LOAD} = 10 pF and over the operating free-air temperature range $-40^{\circ}C$ to 125 $^{\circ}C$, unless otherwise noted. Typical values are at T_{Δ} = 25 $^{\circ}C$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
TLV841S	3						
I _{SENSE}	Current into SENSE pin, fixed threshold variant	V _{DD} = V _{SENSE} = 5.5 V V _{IT} = 0.8 V to 4.9 V		0.025		0.1	^
	Current into SENSE pin, ADJ variant	$V_{DD} = V_{SENSE} = 5.5 \text{ V}$ $V_{IT} = 0.505 \text{ V}$			0.025 0.0		- μ A
TLV841N	<u> </u>		<u>, </u>				
V _{MR_L}	Manual reset logic low input					$0.3V_{DD}$	V
V _{MR_H}	Manual reset logic high input			0.7V _{DD}			V
$R_{\overline{MR}}$	Manual reset internal pull-up resistance				100		kΩ
TLV8410	;		•				
R _{CT}	CT pin internal resistance			410	500	590	kΩ

⁽¹⁾ V_{IT} threshold voltage range from 0.8 V to 4.9 V (for DL, PL, DH) and 1 V to 4.9 V (for PH) in 100 mV steps, for released versions see Device Voltage Thresholds table.

⁽²⁾ V_{POR} is the minimum V_{DD} voltage level for a controlled output state.

⁽³⁾ Pull up resistance applicable for open drain variants



7.6 Timing Requirements

At $V_{DDMIN} \leqslant V_{DD} \leqslant 5.5$ V, CT = \overline{MR} = Open, \overline{RESET} pull-up resistor $R_{pull-up}$ = 100 k Ω to VDD, output load is C_{LOAD} = 10 pF and over the operating free-air temperature range - 40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{P_HL}	Propagation detect delay for V _{DD} falling below V _{IT} -	$V_{DD} = (V_{IT+} + 10\%)$ to $(V_{IT-} - 10\%)^{(2)}$		30	50	μs
		CT pin = Open or NC		40	80	μs
t _D	Reset time delay (TLV841C variant)	CT pin = 10 nF		6.2		ms
		CT pin = 1 µF		619		ms
		Variant A (3)		40	80	μs
		Variant B (3)		2		ms
		Variant C (3)		10		ms
	Reset time delay (TLV841S and TLV841M variant) ⁽⁵⁾	Variant D (3)		30		ms
t _D		Variant E (3)		50		ms
		Variant F (3)		80		ms
		Variant G (3)		100		ms
		Variant H (3)		150		ms
		Variant I (3)		200		ms
t _{GI_VIT} -	Glitch immunity V _{IT} -	5% V _{IT -} overdrive ⁽⁴⁾		10		μs
t _{STRT}	Startup Delay (1)				300	μs
t _{MR_RES}	Propagation delay from MR low to reset	$V_{DD} = 3.3 \text{ V}, \overline{\text{MR}} < V_{\overline{\text{MR}} L}$,	t _{P_HL}		μs
t _{MR_tD}	Delay from release MR to deassert reset	$V_{DD} = 3.3 \text{ V},$ $\overline{MR} = V_{\overline{MR}_L} \text{ to } V_{\overline{MR}_H}$		t _D		ms
t _{MR_PW}	Glitch immunity MR pin			10		μs

⁽¹⁾ When VDD starts from less than the specified minimum V_{DD} and then exceeds V_{POR}, reset is release after the startup delay (t_{STRT}). For TLV841C variants a capacitor at CT pin will add t_{D} delay to t_{STRT} time


 t_{P_HL} measured from threhold trip point ($V_{IT_}$) to V_{OL} for active low variants and V_{OH} for active high variants.

Refer device nomenclature table for variant description. V_{DD} transition from V_{IT-} - 10% to V_{IT+} + 10% for TLV841M and TLV841C; V_{SENSE} transition from $V_{IT-} = 10\%$ to $V_{IT+} + 10\%$ for TLV841S Overdrive $\% = [(V_{DD}/V_{IT-}) = 1] \times 100\%$ for TLV841M and TLV841C; Overdrive $\% = [(V_{SENSE}/V_{IT-}) = 1] \times 100\%$ for TLV841S

Specified by design and characterization




7.7 Timing Diagrams




A. Open-Drain timing diagram assumes the RESET pin is connected via an external pull-up resistor to VDD.

图 7-1. Timing Diagram for TLV841SxxL (SENSE) Active Low Output [Open-Drain and Push-Pull Output Topology]




A. Open-Drain timing diagram assumes the RESET pin is connected via an external pull-up resistor to VDD.

图 7-2. Timing Diagram for TLV841SxxH (SENSE) Active High Output [Open-Drain and Push-Pull Output Topology]



- A. Open-Drain timing diagram assumes the RESET / RESET pin is connected via an external pull-up resistor to VDD.
- B. $t_{D \text{ (no cap)}}$ is included in t_{STRT} time delay. If t_D delay is programmed by an external capacitor connected to CT pin then t_D programmed time will be added to the startup time, VDD slew rate = 1 V / μ s.
- C. Be advised that the VDD falling slew rate is (slew rate > 1 V / µs) and resulting RESETin what is shown above figure. The RESET behavior would be similar to 🖺 7-1 if the slew rate was much slower or if VDD decay time is larger than the prop delay (t_{D HL}).

图 7-3. Timing Diagram for TLV841CxxL (CT) Active Low Output [Open-Drain and Push-Pull Output Topology]




A. Open-Drain timing diagram assumes the RESET / RESET pin is connected via an external pull-up resistor to VDD.

图 7-4. Timing Diagram for TLV841MxxL Active Low Output (MR)
[Open-Drain and Push-Pull Output Topology]



7.8 Typical Characteristics

Typical characteristics show the typical performance of the TLV841 device. Test conditions are T_A = 25°C, V_{DD} = 3.3 V, $R_{pull-up}$ = 100 k Ω , C_{Load} = 50 pF, unless otherwise noted.




8 Detailed Description

8.1 Overview

The TLV841 is a family of very small, accurate, nano-quiescent current voltage supervisors with fixed threshold voltages. TLV841S features a separate SENSE pin for adjustable voltage threshold without losing accuracy, TLV841C features a programable reset time delay using external capacitor, and TLV841M features an active-low manual reset ($\overline{\text{MR}}$). The TLV841 family provide $\pm 0.5\%$ typical monitor threshold accuracy with hysteresis and glitch immunity.

The adjustable variant of TLV841S has an internal reference voltage of 0.505 V and can be used to accurately monitor any voltage above 0.505 V within the recommended operating conditions. In addition to the adjustable threshold variant, fixed negative threshold voltages (V_{IT-}) can be factory set from 0.8 V to 4.9 V in 100 mV steps. TLV841 is available in a very small (0.73 mm x 0.73 mm) 4-pin BGA package.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Voltage (VDD)

For TLV841C and TLV841M, the VDD pin is monitored by the internal comparator to indicate when VDD falls below the fixed threshold voltage. For TLV841S, the SENSE pin is monitored by the internal comparator. VDD also functions as the supply for the internal bandgap, internal regulator, state machine, buffers and other control logic blocks. Good design practice involve placing a 0.1 $\,\mu$ F to 1 $\,\mu$ F bypass capacitor at VDD input for noisy applications to ensure enough charge is available for the device to power up correctly.

8.3.1.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD (TLV841C, TLV841M) pin falls below V_{IT} the output reset is asserted. When the monitored voltage goes above V_{IT} plus hysteresis (V_{HYS}) the output reset is deasserted after t_D delay.




图 8-1. Hysteresis Diagram

8.3.1.2 VDD Transient Immunity

The TLV841 is immune to quick voltage transients or excursion on VDD. Sensitivity to transients depends on both pulse duration (t_{GI_VIT}), specified in 节 7.6, and overdrive. Overdrive is defined by how much VDD deviates from the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in 方程式 1.




图 8-2. Overdrive vs Pulse Duration

8.3.2 SENSE Input (TLV841S)

The SENSE input can vary from 0 V to 5.5 V, regardless of the device supply voltage used. The SENSE pin is used to monitor a critical voltage rail or push-button input. If the voltage on this pin drops below $V_{\text{IT-}}$, then RESET/RESET is asserted. When the voltage on the SENSE pin rises above the positive threshold voltage $V_{\text{IT-}} + V_{\text{HYS}}$, RESET/RESET deasserts after the user-defined RESET/RESET delay time. The internal comparator has built-in hysteresis to ensure well-defined RESET/RESET assertions and deassertions even when there are small changes on the voltage rail being monitored.

The TLV841 device is relatively immune to short transients on the SENSE pin. Glitch immunity ($t_{GI_V_{IT.}}$), specified in \dagger 7.6, is dependent on threshold overdrive, as illustrated in \boxtimes 7-8. Although not required in most cases, for noisy applications, good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSE input to reduce sensitivity to transient voltages on the monitored signal.

8.3.2.1 SENSE Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the SENSE (TLV841S) pin falls below $V_{\text{IT-}}$ the output reset is asserted. When the monitored voltage goes above $V_{\text{IT-}}$ plus hysteresis (V_{HYS}) the output reset is deasserted after t_D delay.




图 8-3. Hysteresis Diagram

8.3.2.2 Immunity to SENSE Pin Voltage Transients

The TLV841S is immune to short voltage transient spikes or excursion on the SENSE pin. To further improve the noise immunity on the SENSE pin, placing a 10 nF to 100 nF capacitor between the SENSE pin and GND can reduce the sensitivity to sensitivity to transient voltages on the monitored signal.

Sensitivity to transients depends on both transient duration and overdrive (amplitude) on the transient voltage. Overdrive is defined by how much V_{SENSE} exceeds the specified threshold and is important to know because the smaller the overdrive, the slower the resonse of the output. Threshold overdrive is calculated as a percent of the threshold in question, as shown in $\overline{\mathcal{F}}$ 2.




图 8-4. Overdrive vs Pulse Duration

8.3.3 User-Programmable Reset Time Delay for TLV841C only

The reset time delay can be set to a typical value of 40 μ s by leaving the CT pin floating, or a maximum value of approximately 6.2 seconds by connecting 10 μ F delay capacitor. The reset time delay (t_D) can be programmed by connecting a capacitor no larger than 10 μ F between the CT pin and GND.

The relationship between external capacitor ($C_{CT_EXT~(typ)}$) in μF at CT pin and the time delay ($t_{D~(typ)}$) in seconds is given by 方程式 3.

$$t_{D (typ)} = -ln (0.29) \times R_{CT (typ)} \times C_{CT EXT (typ)} + t_{D (no cap, typ)}$$
 (3)

方程式 3 is simplified to 方程式 4 by plugging $R_{CT (typ)}$ and $t_{D (no cap, typ)}$ given in # 7.5 and # 7.6:

$$t_{D (typ)} = 618937 \times C_{CT EXT (typ)} + 40 \mu s$$
 (4)

方程式 5 solves for external capacitor value C_{CT EXT} in units of μF where t_{D (typ)} is in units of seconds

$$C_{CT_EXT} = (t_{D (typ)} - 40 \mu s) \div 618937$$
 (5)

The reset delay varies according to three variables: the external capacitor C_{CT_EXT} , CT pin internal resistance R_{CT} provided in 节 7.5, and a constant. The maximum variance due to the constant is show in 方程式 6:

$$t_{D (max)} = -\ln (0.25) x R_{CT (max)} x C_{CT (max)} + t_{D (no cap, max)}$$
 (6)

The recommended maximum delay capacitor for the TLV841C is limited to 10 $\,\mu$ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault. The amount of time required to discharge the delay capacitor relative to the reset delay rises as VDD fault undervoltage increases as shown in 8-5. From the graph below, to ensure the C_{CT_EXT} capacitor is fully discharged, the time period or duration of the voltage fault needs to be greater than 10% of the programmed reset time delay.




图 8-5. C_{CT_EXT} Discharge Time During Fault Condition ($C_{CT_EXT} = 1 \mu F$)

8.3.4 Manual Reset (MR) Input for TLV841M only

The manual reset (\overline{MR}) input allows a processor GPIO or other logic circuits to initiate a reset. A logic low on \overline{MR} with pulse duration longer than $t_{\overline{MR}_RES}$ will causes reset output to assert. After \overline{MR} returns to a logic high ($V_{\overline{MR}}$ H) and VDD is above $V_{\overline{IT}+}$, reset is deasserted after the user programmed reset time delay (t_D) expires.

If \overline{MR} is not controlled externally, then \overline{MR} can be left disconnected. If the logic signal controlling \overline{MR} is less than VDD, then additional current flows from VDD into \overline{MR} internally. For minimum current consumption, drive \overline{MR} to either VDD or GND. $V_{\overline{MR}}$ should not be higher than VDD voltage.




图 8-6. Timing Diagram MR and RESET (TLV841M)

8.3.5 Output Logic

8.3.5.1 RESET Output, Active-Low

RESET (Active-Low) applies to TLV841xxDL (Open-Drain) and TLV841xxPL (Push-Pull) hence the "L" in the device name. \overline{RESET} remains high (deasserted) as long as VDD/SENSE is above the negative threshold (V_{IT-}) and the \overline{MR} pin is floating or above V_{MR_H}. If VDD/SENSE falls below the negative threshold (V_{IT-}) or if \overline{MR} is driven low, then \overline{RESET} is asserted.

When \overline{MR} is again logic high or floating and VDD/SENSE rise above V_{IT+} (V_{IT-} + V_{HYS}), the delay circuit will hold \overline{RESET} low for the specified reset time delay (t_D). When the reset time delay has elapsed, the \overline{RESET} pin goes back to logic high voltage V_{OH} .

The TLV841xx**D**L (Open-Drain) version, denoted with "**D**" in the device name, requires an external pull-up resistor to hold \overline{RESET} pin high. Connect the external pull-up resistor to the desired pull-up voltage source and \overline{RESET} can be pulled up to any voltage up to 5.5 V independent of the VDD voltage. To ensure proper voltage levels, give some consideration when choosing the external pull-up resistor values. The external pull-up resistor value determines the actual V_{OL} , the output capacitive loading, and the output leakage current ($I_{Ikq(OD)}$).

The Push-Pull variant (TLV841xxPL), denoted with "P" in the device name, does not require an external pull-up resistor

8.3.5.2 RESET Output, Active-High

RESET (active-high), denoted with no bar above the pin label, applies only to TLV841xxDH (open-drain) and TLV841xxPH (push-pull) active-high version, hence the "H" in the device name. RESET remains low (deasserted) as long as VDD/SENSE is above the threshold (V_{IT-}) and the manual reset signal (\overline{MR}) is floating or above $V_{\overline{MR}_H}$. If VDD/SENSE falls below the negative threshold (V_{IT-}) or if \overline{MR} is driven low, then RESET is asserted driving the RESET pin to high voltage V_{OH} .

When \overline{MR} is again logic high or floating and VDD/SENSE is above V_{IT+} (V_{IT-} + V_{HYS}) the delay circuit will hold RESET high for the specified reset time delay (t_D). When the reset time delay has elapsed, the RESET pin goes back to low voltage V_{OL}

The TLV841xx**D**H (Open-Drain) version, denoted with "**D**" in the device name, requires an external pull-up resistor to hold \overline{RESET} pin high. Connect the external pull-up resistor to the desired pull-up voltage source and \overline{RESET} can be pulled up to any voltage up to 5.5 V independent of the VDD voltage. To ensure proper voltage levels, give some consideration when choosing the external pull-up resistor values. The external pull-up resistor value determines the actual V_{OI} , the output capacitive loading, and the output leakage current ($I_{Iko(OD)}$).

The Push-Pull variant (TLV841xxPH), denoted with "P" in the device name, does not require an external pull-up resistor

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.4 Device Functional Modes

表 8-1 and 表 8-2 summarizes the various functional modes of the device. Logic high is represented by "H" and logic low is represented by "L".

表 8-1. Truth Table for TLV841S

VDD	SENSE	RESET (ACTIVE-HIGH)	RESET (ACTIVE-LOW)
VDD < V _{POR}	_	Undefined	Undefined
$V_{POR} < V_{DD} < V_{DD(MIN)}$ (1)	_	Н	L
$VDD \geqslant V_{DD(MIN)}$	V _{SENSE} < V _{IT-}	Н	L
$VDD \geqslant V_{DD(MIN)}$	V _{SENSE} > V _{IT-} + V _{HYS}	L	Н

⁽¹⁾ When V_{DD} falls below V_{DD(MIN)}, undervoltage-lockout (UVLO) takes effect and RESET is held logic low (RESET is held logic high) until V_{DD} falls below V_{POR} at which the RESET/RESET output is undefined.

表 8-2. Truth Table for TLV841M

VDD	MR	RESET (ACTIVE-LOW)	
VDD < V _{POR}	_	Undefined	Undefined
$V_{POR} < V_{DD} < V_{IT}$	_	Н	L
$VDD \geqslant V_{IT}$	L	Н	L
VDD ≥ V _{IT-}	Н	L	Н
VDD ≥ V _{IT-}	Floating	L	Н

8.4.1 Normal Operation $(V_{DD} > V_{POR})$

When VDD is greater than V_{POR} , the reset signal is determined by the voltage on the VDD pin with respect to the trip point (V_{IT})

- MR high: The reset signal corresponds to VDD with respect to the threshold voltage.
- MR low: In this mode, the reset is asserted regardless of the threshold voltage.

8.4.2 Below Power-On-Reset ($V_{DD} < V_{POR}$)

When the voltage on VDD is lower than V_{POR} , the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

9.2 Typical Application

Design 1: Adjustable Voltage Supervisor with Push-Button Functionality

A typical application for the TLV841S is voltage rail monitoring with push-button functionality. In this design application, the TLV841SADL01 is being used to monitor a 3.3 V power rail and will trigger a reset when the voltage drops below 2.90 V or when the push-button is pressed. The reset output connects to an MCU for system resetting or servicing the push-button.




图 9-1. Design 1 - Adjustable Voltage Supervisor with Push-Button Functionality Circuit

9.2.1 Design Requirements

The design requirements, described in $\frac{1}{8}$ 9-1, for this design has a defined reset threshold voltage of 2.90 V, a reset delay of 40 μ s and an output current no larger than 150 μ A.

表 9-1. Design Requirements

PARAMETER	DESIGN REQUIREMENTS	DESIGN RESULTS
Reset Asserting	Reset needs to assert when under the reset condition of a button press or VDD \leqslant 2.90 V.	Reset asserted when under the reset condition of a button pressed or VDD \leqslant 2.90 V.
Reset Asserting Timing	Reset output needs to assert when the reset conditions are met for 20 μ s, and needs to deassert after 40 μ s of no reset conditions.	Reset output asserted when the reset conditions were met for 26.4 μ s and deasserted after 46.8 μ s of no reset conditions.
Output Current	The output current must not exceed 150 μA.	The output current was 110 μA under the reset condition.

Product Folder Links: TLV841

9.2.2 Detailed Design Procedure

The TLV841SADL01 can monitor any voltage above 0.505 V using an external voltage divider. This device has a negative going input threshold voltage of 0.505 V; however, the design needs to assert a reset when VDD drops below 2.90 V. By using a resistor divider (R1 = 47.5 k Ω , R2 = 10 k Ω) the negative going threshold voltage becomes 2.90 V. The device's positive going voltage threshold is V_{IT} + V_{HYS}. The typical V_{HYS} is 25 mV. This in combination with the resistor divider makes the design's positive going threshold voltage equal to 3.05 V. If VDD falls below 2.90 V, RESET will assert. If VDD rises above 3.05 V, RESET will deassert. See 9-2 for a timing diagram detailing the voltage levels and reset assertion/deassertion conditions.




图 9-2. Design 1 Timing Diagram

This design will also enter a reset condition when the "push-button input" is asserted. The push-button is tied to ground and when pressed will drop the SENSE voltage to 0 V, making the device assert a reset. As a good analog practice, a $0.1 \, \mu F$ capacitor was also placed on VDD.

The desired reset timing conditions are sense propagation delay time (t_{P_HL} of 25 μ s (how long it takes to assert RESET) and a reset delay time of 40 μ s (how long it takes to deassert RESET). \boxtimes 9-3 and \boxtimes 9-4 are the results of the described application where the measured propagation delay and reset delay time are shown respectively.


For the requirement of a maximum output current, an external pull-up resistor needs to be selected so that the current through the external pull-up resistor exceeds no more than 150 μ A. When the reset output is low, the voltage drop across the external pull-up resistor is equal to VDD. Ohm's law is used to calculate the minimum resistor value. The resistor needs to be greater than 22 k Ω in order to pull less than 150 μ A in the reset asserted low condition. A resistor value of 30.1 k Ω was selected to accomplish this.

Note that this design does not account for tolerances.



9.2.3 Application Curves: TLV841EVM

These application curves are taken with the TLV841SADL01 part on the TLV841EVM. Please see the TLV841 User Guide for more information.






图 9-3. TLV841EVM Propagation Delay Time Delay $(t_{D\ HL})$

图 9-4. TLV841EVM $\overline{\text{RESET}}$ Time Delay (t_{D})




图 9-5. TLV841EVM SENSE Pin Glitch Immunity (t_{GI VIT-})

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 0.7 V and 5.5 V. TI recommends an input supply capacitor of 0.1 $\,\mu$ F between the VDD pin and GND pin. This device has a 6 V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 6 V, additional precautions must be taken.



11 Layout

11.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a minimum 0.1 μ F ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CT pin (TLV841C), then minimize parasitic capacitance on this pin so the rest time delay is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1 μF ceramic capacitor as near as possible to the VDD pin.
- If a C_{CT_EXT} capacitor is used (TLV841C), place the capacitor as close as possible to the CT pin. If the CT pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin to less than 5 pF.
- If a SENSE capacitor (C_{SENSE}) is used (TLV841S), place the capacitor as close as possible to the SENSE pin
 to further improve the noise immunity on the SENSE pin. Placing a 10 nF to 100 nF capacitor between the
 SENSE pin and GND can reduce the sensitivity to sensitivity to transient voltages on the monitored signal.
- Place the pull-up resistors on RESET pin as close to the pin as possible.

11.2 Layout Example

The layout example in
☐ 11-1 shows how the TLV841S is laid out on a printed circuit board (PCB) for every device variant.




图 11-1. TLV841 Recommended Layout

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Device Nomenclature

图 5-1 in 节 5 and 表 12-1 shows how to decode the function of the device based on its part number.

表 12-1. Device Naming Convention

DESCRIPTION	NOMENCLATURE	VALUE
Generic Part number	TLV841	TLV841
Feature Option	S	SENSE pin option
	С	CT pin for programmable delay using external capacitor
	М	Manual Reset (MR) pin option
Delay Option	A	40 μs (No internal reset time delay)
	В	2 ms reset time delay
	С	10 ms reset time delay
	D	30 ms reset time delay
	E	50 ms reset time delay
	F	80 ms reset time delay
	G	100 ms reset time delay
	Н	150 ms reset time delay
	I	200 ms reset time delay
Variant code (Output Topology)	DL	Open-Drain, Active-Low
	PL	Push-Pull, Active-Low
	DH	Open-Drain, Active-High
	PH	Push-Pull, Active-High
Detect Voltage Option	## (two characters)	Example: 12 stands for 1.2 V threshold
Package	YBH	DSBGA (4)
Reel	R	Large Reel



12.2 Documentation Support

12.2.1 Related Documentation

The following related documents are available for download at www.ti.com:

- Optimizing Resistor Dividers at a Comparator Input, SLVA450
- Sensitivity Analysis for Power Supply Design, SLVA481
- Getting Started With TMS320C28x Digital Signal Controllers, SPRAAM0
- TLV841EVM-775 Evaluation Module User Guide, SBVU030
- C2000 Delfino Family of Microprocessors
- TMS320F2833x microcontroller, SPRS439

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



www.ti.com 27-Jan-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV841SADL01YBHR	ACTIVE	DSBGA	YBH	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	9	Samples
TLV841SADL41YBHR	ACTIVE	DSBGA	YBH	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Т	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 27-Jan-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jan-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV841SADL01YBHR	DSBGA	YBH	4	3000	180.0	8.4	0.84	0.84	0.48	4.0	8.0	Q1
TLV841SADL41YBHR	DSBGA	YBH	4	3000	180.0	8.4	0.84	0.84	0.48	4.0	8.0	Q1

www.ti.com 27-Jan-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV841SADL01YBHR	DSBGA	YBH	4	3000	182.0	182.0	20.0
TLV841SADL41YBHR	DSBGA	YBH	4	3000	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司