









TUSB542 ZHCSEG8F - DECEMBER 2015 - REVISED DECEMBER 2023

TUSB542 USB Type-C™ 5Gbps 转接驱动器 2:1 多路复用器

1 特性

- 可为 USB Type-C™ 端口提供 USB 3.1 Gen-1 5Gbps 超高速 (SS) 2:1 多路复用器
- 支持 USB Type-C 电缆和连接器规范
- 超低功耗架构:
 - 工作电流 100mA
 - U2/U3 1.3mA
 - 无连接 300 μ A
- 高达 9dB 的可选择均衡、去加重功能和高达 6dB 的输出摆幅
- 集成端接
- · RX 检测功能
- 用于电源管理的信号监视
- 无主机或器件端要求 支持 USB-C DFP、UFP 或 DRP 端口
- 单电源电压 1.8V ±10%
- 工业温度范围: -40°C 至 85°C

2 应用

- USB 3.1 Gen 1 SS 应用:
 - 电话
 - 平板电脑、平板手机和笔记本电脑
 - 扩展坞

3 说明

TUSB542 是一款具有 USB Type-C 连接器的双通道 USB 3.1 Gen1

(5Gbps)(也称为 USB-C)转接驱动器支持系统。该器 件具有信号调节功能,并且能够为 USB Type-C 可换 向连接器转换 USB SS 信号。可以使用外部配置通道 逻辑控制器通过 SEL 引脚来控制 TUSB542,以便正 确复用信号。

TUSB542 包含接收器均衡和发送器去加重功能,用于 在发送和接收数据路径上保持信号的完整性。接收器均 衡包含多种增益设置,用以克服插入损耗和码间串扰造 成的通道性能退化。为了补偿下行传输线路损耗,输出 驱动器还支持去加重配置。此外,自动 LFPS 去加重 控制有助于实现完全兼容性。


TUSB542 采用超低功耗架构,由 1.8V 电源供电运行 时的功耗非常低。该转接驱动器支持低功耗模式,可进 一步降低空闲状态下的功耗。

USB Type-C 转接驱动器采用小型超薄封装,非常适用 于许多便携类应用。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TUSB542	RWQ (X2QFN , 18)	2.4mm × 2mm

- 有关详细信息,请参阅节10
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。





简化版原理图



Table of Contents

1	特性	. 1
2	应用	. 1
3	说明	. 1
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	
	5.5 Electrical Characteristics, Power Supply Currents	5
	5.6 Electrical Characteristics, DC	
	5.7 Electrical Characteristics, Dynamic	
	5.8 Electrical Characteristics, AC	6
	5.9 Timing Requirements	. 7
	5.10 Switching Characteristics	
	5.11 Typical Characteristics	. 8
6	Detailed Description	
	6.1 Overview	
	6.2 Functional Block Diagram	12

6.3 Feature Description	13
6.4 Device Functional Modes	13
7 Application and Implementation	14
7.1 Application Information	14
7.2 Typical Applications, USB Type-C Port SS MUX	14
7.3 Typical Application: Switching USB SS Host or	
Device Ports	18
7.4 Power Supply Recommendations	19
7.5 Layout	19
8 Device and Documentation Support	<mark>2</mark> 1
8.1 接收文档更新通知	<mark>2</mark> 1
8.2 支持资源	21
8.3 Trademarks	21
8.4 静电放电警告	21
8.5 术语表	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	22



4 Pin Configuration and Functions




图 4-1. RWQ Package, 18-Pin X2QFN (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION			
NAME NO. VDD18 5		ITPE	DESCRIPTION			
VDD18	5	Р	1.8V Power Supply			
GND	PAD	G	Reference Ground Thermal Pad. Must connect to GND on the board.			
SEL	16	Input	2:1 SS MUX control. See Table 1 for signal path settings.210k Ω internal pullup resistor. H: AP SS signals are connected to Type-C position 1 signals. L: AP SS signals are connected to Type-C position 2 signals			
CNFG_A1	1	Tri-level Input	Tri-level configuration input pin A1 (for Ch 1): sets channel 1 (AP to redriver) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of $105k\Omega$. Refer to $\frac{1}{8}$ 6-2 for configuration settings.			
CNFG_B1	4	Tri-level Input	Tri-level configuration input pin B1 (for Ch 1): sets channel 1 (AP to redriver) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of 105k Ω . Refer to $\frac{1}{8}$ 6-2 for configuration settings.			
CNFG_A2	13	Tri-level Input	Tri-level configuration input pin A2 (for Ch 2): sets channel 2 (redriver to device) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of 10 5k Ω . Refer to $\overline{\&}$ 6-2 for configuration settings.			
CNFG_B2	10	Tri-level Input	Tri-level configuration input pin B2 (for Ch 2): sets channel 2 (redriver to device) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of $105k\Omega$. Refer to $\frac{1}{8}$ 6-2 for configuration settings.			
RX_AP+	18	Diff output	Differential output to Application Processor (AP), 5 Gbps SS positive signal			
RX_AP-	17	Diff output	Differential output to AP, 5Gbps SS negative signal			
TX_AP+	15	Diff input	Differential input from AP, 5Gbps SS positive signal			
TX_AP-	14	Diff input	Differential input from AP, 5Gbps SS negative signal			
Rx_Con_1+	2	Diff input	Differential input from Type-C Connector, Position 1, SS positive signal			
Rx_Con_1-	3	Diff input	Differential input from Type-C Connector, Position 1, SS negative signal			
Tx_Con_1+	6	Diff output	Differential output to Type-C Connector, Position 1, SS positive signal			
Tx_Con_1-	7	Diff output	Differential output to Type-C Connector, Position 1, SS negative signal			
Rx_Con_2-	8	Diff input	Differential input from Type-C Connector, Position 2, SS negative signal			
Rx_Con_2+	9	Diff input	Differential input from Type-C Connector, Position 2, SS positive signal			
Tx_Con_2+	12	Diff output	Differential output to Type-C Connector, Position 2, SS positive signal			
Tx_Con_2-	11	Diff output	Differential output to Type-C Connector, Position 2, SS negative signal			



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage range, V _{CC}		- 0.3	2.3	V
Voltage range at any input or output terminal	Differential I/O	- 0.3	1.5	V
Voltage range at any input or output terminal	CMOS Inputs	- 0.3	2.3	V
Junction temperature, T _J		-40	105	°C
Storage temperature, T _{stg}		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Main power supply	1.62	1.8	1.98	V
T _A	Operating free-air temperature	- 40		85	°C
C _(AC)	AC coupling capacitor required for TX pins	75		200	nF
V _(PSN)	AC coupling capacitor required for TX pins			100	mV
t _(VCC_RAMP)	V _{CC} supply ramp requirement	0.2		40	ms
R _(pullup-down)	Pull-up/down resistor to control CNF pins			2.2	kΩ

5.4 Thermal Information

		TUSB542	
	THERMAL METRIC ⁽¹⁾	X2QFN (RWQ)	UNIT
		18 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	83.4	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	52	°C/W
R _{θ JB}	Junction-to-board thermal resistance	49.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.6	°C/W
ψ JB	Junction-to-board characterization parameter	49.1	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: *TUSB542*English Data Sheet: SLLSER3

Copyright © 2023 Texas Instruments Incorporated

5.5 Electrical Characteristics, Power Supply Currents

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
ICC(ACTIVE	Average active current; link in U0 with SuperSpeed data transmission; OS = 0.9V; DE = 0dB $$		100	130	mA
ICC(U2/U3)	Average current in U2/U3		1.3		mA
ICC(NC)	Average current with no connection No SuperSpeed device is connected to TXP/TXN		0.3		mA

5.6 Electrical Characteristics, DC

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRI-STA	TE CMOS INPUTS (CNFG_A1, CNFG	_B1, CNFG_A2 and CNFG_B2)				
V _{IH}	High-level input voltage		V _{CC} x 0.75			V
V _{IM}	Mid-level input voltage			V _{CC} / 2		V
V _{IL}	Mid-level input voltage				V _{CC} x 0.25	V
V _F	Floating voltage	V _{IN} = High impedance		V _{CC} / 2		V
R _(PU)	Internal pull-up resistance			105		kΩ
R _(PD)	Internal pull-down resistance			105		k Ω
I _{IH}	High-level input current	V _{IN} = 1.98V			26	μA
I _{IL}	Low-level input current	V _{IN} = GND	- 26			μA
I _{lkg}	External leakage current (from application board + Application Processor pin high impedance) tolerance	V _{IN} = GND or V _{IN} = 1.98V	- 1		1	μΑ
CMOS II	NPUT - SEL				•	
V _{IH}	High-level input voltage		V _{CC} x 0.7			V
V _{IL}	Mid-level input voltage				V _{CC} x 0.3	V
I _{IH}	High-level input current	V _{IN} = 1.98V			5	μA
I _{IL}	Low-level input current	V _{IN} = GND	- 16			μA

提交文档反馈

5



5.7 Electrical Characteristics, Dynamic

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Differential Receiver		,			<u>'</u>	
V _(RX-DC-CM)	RX DC common mode voltage		0		2	V
R _(RX-CM-DC)	Receiver DC common mode impedance	Measured at connector. Present when SuperSpeed USB device detected on TX pins.	18		30	Ω
R _(RX-DIFF-DC)	Receiver DC differential impedance	Measured at connector. Present when SuperSpeed USB device detected on TX pins.	72		120	Ω
Z _(RX-HIGH-IMP-DC-POS)	DC input CM input impedance when termination is disabled.	Measured at connector. Present when no SuperSpeed USB device detected on TX pins or while V _{CC} is ramping.	25			kΩ
V _(RX-LFPS-DET-DIFF-P-P)	LFPS Detect threshold. Below min is noise.	Measured at connector. Below min is squelched.	0.1		0.3	V
V _(RX-CM-AC-P)	Peak RX AC common mode voltage	Measured at package pin.			150	mV
C _(RX-PARASITIC)	Rx Input capacitance for return loss	At package pin to AC GND.			1.1	pF
Differential Transmitte	er					
V	Differential peak-to-peak TX voltage	OS Low, 0dB DE		0.9		V
V _(TX-DIFF-PP)	swing	OS High, 0dB DE		1.1		V
V _(TX-DIFF- PP-LFPS)	LFPS differential voltage swing	OS Low, High	0.8		1.2	V
		Low		0		dB
V _(TX-DE- RATIO)	Transmitter de-emphasis	Mid		3.5		dB
		High		6		dB
V _(TX-RCV-DETECT)	The amount of voltage change allowed during Receiver Detection.				0.6	V
V _(TX-DC-CM)	TX DC common mode voltage	The instantaneous allowed DC common- mode voltage at connector side of AC coupling capacitor.	0		2	V
V _(TX-IDLE-DIFF-AC-PP)	AC Electrical Idle differential peak-to- peak output voltage	At package pin.	0		10	mV
V _(TX-IDLE-DIFF_DC)	DC Electrical Idle differential output voltage	At package pin. After low pass filter to remove AC component.	0		10	nV
V _(TX-CM-DC-ACTIVE-IDLE-DELTA)	Absolute DC common mode voltage between U1 and U0.	At package pin.			0.2	V
I _(TX-SHORT)	TX short-circuit current limit				60	mA
R _(TX-DC)	TX DC common mode impedance	At package pins	18		30	Ω
R _(TX-DIFF-DC)	TX DC differential impedance		72		120	Ω
C _(TX-PARASTIC)	TX input capacitance for return loss	At package pins to AC GND			1.25	pF
T _(jitter)	Total Residual Jitter (peak to peak)			12		ps

5.8 Electrical Characteristics, AC

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Xtalk	Differential Cross talk between TX and RX Signal Pairs	at 2.5 GHz, TX to RX		- 45		dB

Product Folder Links: TUSB542

Copyright © 2023 Texas Instruments Incorporated



5.9 Timing Requirements

			MIN	NOM	MAX	UNIT
t _{IDLEEntry}	Delay from U0 to electrical idle.	See ፮ 5-2		6		ns
t _{IDLEExit_U1}	U1 exit time: break in electrical idle to the transmission of LFPS	See № 5-2		6		ns
t _{IDLEExit_U2U3}	U2/U3 exit time: break in electrical idle to transmission of LFPS	From the time when the far end terminations detected for both ports		1		μs
t _{IDLEExit_DISC}	U2/U3 exit time: break in electrical idle to transmission of LFPS	From the time when the far end terminations detected for both ports		2		μs
t _{DIFF-DLY}	Differential propagation delay.	See 图 5-1		225		ps
t _{PWRUPACTIVE}	Time when V _{CC} reach 80% to device active				30	ms

5.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	y ni o o ami tomponatano namgo (amios					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{TX-RISE-FALL}	Transmitter rise/fall time (see Figure 3)	20% to 80% of differential output. At device pins.		80		ps
t _{RF-MISMATCH}	Transmitter rise/fall mismatch	20% to 80% of differential output. At device pins			2.3	ps




图 5-1. Propagation Delay Timing




图 5-2. Electrical Idle Mode Exit and Entry Delay Timing




图 5-3. Output Rise and Fall Times



5.11 Typical Characteristics

5.11.1 1-Inch Pre Channel




图 5-4. Input Signal: 1-Inch Input Trace




图 5-5. Output Signal: 12-Inches Output Trace




图 5-6. Output Signal: 16-Inches Output Trace

A.

5.11.2 24-Inch Pre Channel




图 5-7. Input Signal: 24-Inch Input Trace




图 5-8. Output Signal: 12-Inches Output Trace




图 5-9. Output Signal: 24-Inches Output Trace



5.11.3 32-Inch Pre Channel




图 5-10. Input Signal: 32-Inch Input Trace




图 5-11. Output Signal: 12-Inches Output Trace




图 5-12. Output Signal: 24-Inches Output Trace

提交文档反馈

Copyright © 2023 Texas Instruments Incorporated

6 Detailed Description

6.1 Overview

TUSB542 is an active re-driver for USB 3.1 Gen1 applications; it supports Type-C applications, as well as switching between two Hosts and one device (or vice versa). The device is a dual channel USB 3.1 Gen1 (5Gbps) re-driver supporting systems with USB Type-C connectors. The TUSB542 can be controlled through the SEL, and is best controlled using an external Configuration Channel Logic or Power Delivery Controller to properly mux the signals in Type-C applications.

When 5Gbps Super Speed USB signals travel across a PCB or cable, signal integrity degrades due to loss and inter-symbol interference. The TUSB542 recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. This extends the possible channel length, and enables systems to pass USB 3.1 compliance.

The TUSB542 advanced state machine makes it transparent to hosts and devices. After power up, the TUSB542 periodically performs receiver detection on the TX pair. If it detects a SS USB receiver, the RX termination is enabled, and the TUSB542 is ready to re-drive.

The TUSB542 operates over the industrial temperature range of -40°C to 85°C in the 2 mm x 2.4 mm X2QFN package. The device ultra-low power architecture operates at a 1.8V power supply. The automatic LFPS DeEmphasis control further enables the system to be USB 3.0 compliant. An advanced state machine inside the device monitors the USB SS traffic to perform enhanced power management to operate in no-connect, U2, U3 and active modes.

The USB Type-C connector is designed to allow insertion either upside-up or downside-up. The TUSB542 supports this feature by routing the AP signals to one of two output channels. The SEL input control defines the way that the AP side signals is routed on the re-driver device side. 表 6-1 lists the active MUX configurations based on the SEL input.

SEL	Tx_Con_1	Tx_Con_1 Rx_Con_1 Tx_Con_2			
Н	TX_AP	RX_AP	GND	GND (1)	
L	GND	GND (1)	TX_AP	RX_AP	

表 6-1. USB SS MUX Control

(1) Terminated through 50 K (minimum) resistors

Copyright © 2023 Texas Instruments Incorporated

The TUSB542 has flexible configurations to optimize the device using GPIO control pins. ☒ 6-1 shows a typical signal chain for mobile applications. Channel 1 is between Application Processor (AP) and TUSB542, Channel 2 is between the TUSB542 redriver and the downstream device. The CNFG_A1 and CNFG_B1 pins provide signal integrity configuration settings for channel 1, while CNFG_A2 and CNFG_B2 pins control the operation of Channel 2 as listed in ₹ 6-2.




图 6-1. Typical Channels


The receiver (RX) of the device provides the flexibility of 0, 3, 6 and 9dB of equalization, while the transmitter (TX) provides the options of 0, 3.5 or 6dB de-emphasis. The transmitter also supports output swing settings of 900 mV and 1.1V.



表 6-2. Device Signal Conditioning Configuration Settings for TUSB542

Ch1 (AP-	Redriver)	DE_AP (dB)	OS_AP (V)	EQ_AP (dB)	Ch2 (Redr	iver-Conn)	DE_Conn (dB)	OS_Conn (V)	EQ_Conn (dB)	
CNFG_A1	CNFG_B1	DE_AF (ub)	US_AF (V)	EQ_AF (ub)	CNFG_A2	CNFG_B2	DE_Collii (dB)	OS_COIII (V)	(ub)	
	Low	3.5	1.1	3			Low	6	1.1	0
Low	Float	3.5	0.9	3	Low	Float	3.5	1.1	0	
	High	0	1.1	3		High	3.5	0.9	0	
	Low	0	0.9	3		Low	6	0.9	0	
Float	Float	3.5	1.1	0	Float	Float	3.5	1.1	6	
	High	.35	0.9	0		High	3.5	0.9	6	
	Low	0	1.1	0		Low	6	1.1	6	
High	Float	0	0.9	0	High	Float	6	0.9	6	
	High	6	1.1	6		High	6	1.1	9	

6.2 Functional Block Diagram



Product Folder Links: *TUSB542*English Data Sheet: SLLSER3

6.3 Feature Description

6.3.1 Receiver Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TUSB542 receiver. The receiver overcomes these losses by providing gain to the high frequency components of the signals with respect to the low frequency components. The proper gain setting should be selected to match the channel insertion loss before the receiver input of the TUSB542.

6.3.2 De-Emphasis Control and Output Swing

The output differential drivers of the TUSB542 provide selectable de-emphasis and output swing to achieve USB3.1 compliance, these options are configurable by means of 3-state control pins, and its available settings are listed on the ₹ 6-2. The level of de-emphasis required in the system depends on the channel length after the output of the re-driver. 🛭 6-2 shows transmit bits with de-emphasis.




图 6-2. Transmitter Differential Voltage in Presence of De-Emphasis

6.3.3 Automatic LFPS Detection

The TUSB542 features an intelligent low frequency periodic signaling (LFPS) controller. The controller senses the low frequency signals and automatically disables the driver de-emphasis, for full USB3.1 compliance.

6.3.4 Automatic Power Management

The TUSB542 deploys RX detect, LFPS signal detection and signal monitoring to implement an automatic power management scheme to provide active, U2/U3 and disconnect modes. The automatic power management is driven by an advanced state machine, which is implemented to manage the device such that the re-driver operates smoothly in the links.

6.4 Device Functional Modes

6.4.1 Disconnect Mode

The Disconnect mode is the lowest power state of the TUSB542. In this state, the TUSB542 periodically checks for far-end receiver termination on both TX. Upon detection of the far-end receiver's termination on both ports, the TUSB542 will transition to U0 mode.

6.4.2 U Modes

6.4.2.1 U0 Mode

The U0 mode is the highest power state of the TUSB542. Anytime super-speed traffic is being received, the TUSB542 remains in this mode.

6.4.2.2 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB542 periodically performs far-end receiver detection.

Product Folder Links: TUSB542

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

13



7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

TUSB542 is a USB 3.1 G1 5Gbps super speed 1:2 or 2:1 redriver de-multiplexer/multiplexer for RX and TX differential pairs. The device is host/device side agnostic and can be used for host or device switching.

7.2 Typical Applications, USB Type-C Port SS MUX

TUSB542 is optimized for USB Type-C port. The device provide multiplexing to select appropriate super speed RX and TX signal pairs resulting from Type-C plug orientation flipping. A companion USB PD or CC controller provides the MUX selection. The device can be used part of UFP, DFP or DRP Type-C port. 图 7-1 shows typical Type-C applications.




图 7-1. USB Type-C Host (Device) Application

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TUSB542*

7.2.1 Design Requirements

For this design example, use the parameters provided in *Design Parameters*.

The configured value depends on the physical channel (PCB layout) Equalization 0, 3, 6, 9dB (5Gbps) The configured value depends on the physical channel (PCB layout) de-emphasis 0, -3.5, -6dB The configured value depends on the physical channel (PCB layout) Differential impedance 72 - 120 Ω .

表 7-1. Design Parameters

PARAMETER	VALUE	COMMENT
VDD18	1.8V	
AC Coupling Capacitors for SS signals	100 nF	75-200 nF range allowed. TUSB542 biases both input and output common mode voltage, hence ac-coupling caps as required on both sides. Note: TX pairs need to be biased at the connector.
Pull-up/down resistor to control CNF pins	4.7k Ω	
Input voltage range	100 mV to 1200 mV	
Output voltage range	900 mV to 1100 mV	

7.2.2 Detailed Design Procedure

图 7-2 shows an example implementation of an USB Type-C DRP port using TUSB542. Texas Instruments TUSB322 is shown here as channel configuration (CC) controller. Note: connections for CNFG pins of TUSB542 is an example only. The connection of the CNFG pins is application dependent; refer to 表 6-2, where the user can find the available settings.

It is recommended to run an overall system signal integrity analysis, to estimate the channel loss and configure the re-driver. It is also recommended to have pull-up and pull-down option on the configuration pins for debug and testing purposes.

The signal integrity analysis must determine the following:

- Equalization (EQ) setting
- · De-emphasis (DE) setting
- Output swing amplitude (OS) setting

The equalization must be set based on the insertion loss in the pre-channel (channel before the TUSB542 device). The input voltage to the device is able to have a large range because of the receiver sensitivity and the available EQ settings.

The de-emphasis setting must be set based on the length and characteristics of the post channel (channel after the TUSB542 device).

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *TUSB542*

提交文档反馈






图 7-2. USB-C DRP Implementation Using TUSB542 and TUSB322/TUSB321

7.2.3 Application Curves




图 7-3. Measurement Setup




图 7-4. Input Signal: 12 Inch Input Trace (Eye Diagram at the Re-driver input)




图 7-5. Output Signal: 12 Inch Output Trace (Eye Diagram at the DCAX)




图 7-6. Input Signal: 24 Inch Input Trace (Eye Diagram at the Re-driver input)





图 7-7. Output Signal: 24 Inch Output Trace (Eye Diagram at the DCAX)



7.3 Typical Application: Switching USB SS Host or Device Ports

TUSB542, being USB SS mux/demux, can be used for host or device switching. 🗵 7-8 illustrates how the device can be used:



Copyright © 2016, Texas Instruments Incorporated

图 7-8. Muxing Two Host (Device) Port

7.3.1 Design Requirements

For this design example, use the design parameters shown in *Design Parameters*.

The configured value depends on the physical channel (PCB layout) Equalization 0, 3, 6, 9dB (5Gbps) The configured value depends on the physical channel (PCB layout) de-emphasis 0, -3.5, -6dB The configured value depends on the physical channel (PCB layout) Differential impedance 72 - 120 Ω

PARAMETER	VALUE	COMMENT
VDD18	1.8V	
AC Coupling Capacitors for SS signals	100 nF	75-200 nF range allowed. TUSB542 biases both input and output common mode voltage, hence ac-coupling caps as required on both sides. Note: TX pairs need to be biased at the connector.
Pull-up/down resistor to control CNF pins	4.7k Ω	
Input voltage range	100 mV to 1200 mV	
Output voltage range	900 mV to 1100 mV	

表 7-2. Design Parameters

7.3.2 Detailed Design Procedure

图 7-2 shows an example implementation of an USB Type-C DRP port using TUSB542. Texas Instruments TUSB322 is shown here as channel configuration (CC) controller. Note: connections for CNFG pins of TUSB542 is an example only. The connection of the CNFG pins is application dependent; refer to the 表 6-2, where the user can find the available settings.

It is recommended to run an overall system signal integrity analysis, to estimate the channel loss and configure the re-driver. It is also recommended to have pull-up and pull-down option on the configuration pins for debug and testing purposes.

The signal integrity analysis must determine the following:

- · Equalization (EQ) setting
- De-emphasis (DE) setting
- Output swing amplitude (OS) setting

Copyright © 2023 Texas Instruments Incorporated

The equalization must be set based on the insertion loss in the pre-channel (channel before the TUSB542 device). The input voltage to the device is able to have a large range because of the receiver sensitivity and the available EQ settings.

The de-emphasis setting must be set based on the length and characteristics of the post channel (channel after the TUSB542 device).

The output swing setting can also be configured based on the amplitude needed to pass the compliance test. This setting is also based on the length of interconnect or cable the TUSB542 is driving.

Refer to the $\frac{1}{8}$ 6-2 for a detailed description on how to configure the CONFIG_A1/A2 and CONFIG_B1/A2 terminals, to achieve the desired EQ, OS, and DE settings.

7.3.3 Application Curves

For this design example, use the application curves shown in # 7.2.3.

7.4 Power Supply Recommendations

TUSB542 has internal power on reset circuit to provide clean reset for state machine provided supply ramp and level recommendations are met.

7.5 Layout

7.5.1 Layout Guidelines

- RXP/N and TXP/N pairs should be routed with controlled 90-Ω differential impedance (±15%).
- Keep away from other high speed signals.
- · Intra-pair routing should be kept to within 2 mils.
- · Length matching should be near the location of mismatch.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- · Keep traces on layers adjacent to ground plane.
- Do not route differential pairs over any plane split.
- Adding test points will cause impedance discontinuity, and therefore; negatively impacts signal performance.
 If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLLSER3



7.5.2 Layout Example




图 7-9. Example Layout

8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

8.3 Trademarks

Type-C[™] is a trademark of USB Implementers Forum, Inc..

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision E (April 2017) to Revision F (December 2023)	Page
•	Changed Junction temperature MIN value to - 40 from -65 in the <i>Absolute Maximum Ratings</i> table Changed Junction temperature MAX value to 105 from 150 in the <i>Absolute Maximum Ratings</i> table Changed Storage temperature MAX value to 150 from 105 in the <i>Absolute Maximum Ratings</i> table	4
CI	hanges from Revision D (March 2017) to Revision E (April 2017)	Page
•	将 <i>特性</i> 从"可选择均衡、去加重功能和输出摆幅"更改为"高达 9dB 的可选择均衡、去加重功能和高达的输出摆幅"	
•	删除了 <i>特性</i> :"自动 LFPS 去加重控制,符合 USB 3.1 标准"	
•	将 <i>特性</i> 从"可支持 USB DFP、UFP 或 DRP 端口"更改为"支持 USB-C DFP、UFP 或 DRP 端口"	
•	将应用从 "USB Type-C SS 应用" 更改为 "USB 3.1 Gen 1 SS 应用"	
•	更改了 <i>简化原理图</i>	
•	Changed the first five paragraphs of the <i>Overview</i> section	
•	Changed 图 7-1	
•	Changed the Design Requirements and the Detailed Design Procedure section of Typical Applications, Type-C Port SS MUX section	USB
•	Changed the Design Requirements and the Detailed Design Procedure section of Typical Application:	
	Switching USB SS Host or Device Ports	18
CI	hanges from Revision C (August 2016) to Revision D (March 2017)	Page
•	Added a MIN value of - 65 to the Storage temperature in the <i>Absolute Maximum Ratings</i> table	4

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

21



С	hanges from Revision B (January 2016) to Revision C (August 2016)	Page
•	Changed Pin 15 To: TX_AP+ and Pin 14 To: TX_AP- in the RWQ Package image	3
С	hanges from Revision A (January 2016) to Revision B (January 2016)	Page
•	Changed the RX_AP+ (pin 18) and RX_AP- (pin 17) I/O Type and Description to Diff output	3
•	Changed the TX_AP+ (pin 15) and RX_AP- (pin 14) I/O Type and Description to Diff input	3
С	hanges from Revision * (December 2015) to Revision A (January 2016)	Page
•	更改了 <i>简化版原理图</i> 中的 TX_AP 和 RX_AP 引脚	1
•	Changed the RX_AP+, RX_AP- and TX_AP+, TX_PA- pins in the RWQ Package image	3
•	Changed pin RX_AP+ number From: 15 To: 18	3
•	Changed pin RX_AP- number From: 14 To: 17	
•	Changed pin TX_AP+ number From: 18 To: 15	
•	Changed pin TX_AP- number From: 17 To: 14	
•	Changed 表 6-1	
•	Changed 图 6-1	11
•	Changed the # 6.2	12
•	Changed location of pins SSTXP, SSTXN and SSRXP, SSRXN in 🗵 7-2	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

 $\label{eq:copyright @ 2023 Texas Instruments Incorporated}$ Product Folder Links: TUSB542



www.ti.com 28-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TUSB542RWQR	ACTIVE	X2QFN	RWQ	18	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB542RWQR	X2QFN	RWQ	18	3000	179.0	8.4	2.25	2.65	0.53	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2023




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TUSB542RWQR	X2QFN	RWQ	18	3000	213.0	191.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司