









**DLPC2607** 

ZHCSC07E - DECEMBER 2013-REVISED MARCH 2019

# DLPC2607 低功耗 DLP® 显示控制器

## 1 特性

- 支持 0.2 nHD、0.24 VGA 和 0.3 WVGA DMD 的可靠运行
- 多模式,24 位输入像素接口:
  - 支持并行或 BT656 总线协议
  - 支持从 QVGA 到 WVGA 的输入大小
  - 支持 1 至 60Hz 的帧速率
  - 支持高达 33.5MHz 的像素时钟
  - 支持竖排和横排方向
  - 支持8、16、18和24位总线选项
  - 支持3输入色彩位深选项:
    - RGB888, YCrCb888
    - RGB666, YCrCb666
    - RGB565, 4:2:2 YCrCb
- 像素数据处理
  - 图像大小调整(缩放)
  - 帧速率转换
  - 色彩坐标调整
  - 自动增益控制
  - 可编程后期色彩校正 (Degamma)
  - 空间-时间复用(抖动显示)
  - 视频处理支持:
    - 色彩空间转换
    - 4:2:2 至 4:4:4 色度插值
    - 场缩放去隔行
- 封装在 176 引脚, 0.4mm 焊球间距, 极细间距球 状引脚栅格阵列 (VFBGA) 封装
- 支持外部存储器:
  - 166MHz 移动 DDR SDRAM
  - 33.3MHz 串行闪存
- WVGA, VGA 和 nHD DMD 显示支持
  - DMD 位平面生成和格式化
  - 可编程位平面显示排序器(控制发光二极管 (LED) 使能和 DMD 加载)
  - 76.2MHz 双倍数据速率 (DDR) DMD 接口 (I/F)
  - 针对微镜的脉宽调制 (PWM):
    - 断电时的自动 DMD 停止
    - DMD 24 位位深
- 系统控制:
  - 器件配置的 I<sup>2</sup>C 控制
  - 可编程 Splash 屏幕
  - 可编程 LED 电流控制
  - DMD 电源和微镜驱动器控制

- DMD 水平和垂直显示图像抖动
- 显示图像旋转
- 基于闪存的配置批处理文件
- I/F 睡眠静止图像省电模式
- 测试支持:
  - 内置测试信号生成
  - 支持边界扫描测试的 JTAG

### 2 应用范围

- 嵌入式移动投影
  - 智能手机
  - 平板电脑
  - 摄像机
  - 笔记本电脑
- 移动附件
- 可佩戴(近眼)显示
- 电池供电投影仪


## 3 说明

DLPC2607 是一款用于电池 供电™显示应用的低功耗 DLP 数字 控制器中运行。该控制器支持 0.3 WVGA、0.24 VGA 和 0.2 nHD DMD 的可靠运行。DLPC2607 控制器提供了用于连接系统电子产品和 DMD 的便捷多功能接口,从而能够实现小尺寸、低功耗显示器。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)		
DLPC2607	VFBGA (176)	7.00mm × 7.00mm		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。





# 目录

1	特性1		7.2 Functional Block Diagram	. 23
2	应用范围 1		7.3 Feature Description	. 23
3	说明1		7.4 Programming	. 25
4	修订历史记录	8	Application and Implementation	27
5	Pin Configuration and Functions 5		8.1 Application Information	. 27
6	Specifications		8.2 Typical Application	. 27
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	32
	6.2 ESD Ratings		9.1 System Power Considerations	
	6.3 Recommended Operating Conditions		9.2 System Power-Up and Power-Down Sequence	
	6.4 Thermal Information		9.3 System Power I/O State Considerations	. 34
	6.5 Typical Current and Power Dissipation		9.4 Power-Up Initialization Sequence	. 34
	6.6 I/O Characteristics		9.5 Power-Good (PARK) Support	. 35
	6.7 Internal Pullup and Pulldown Characteristics 14	10	Layout	
	6.8 Parallel I/F Frame Timing Requirements		10.1 Layout Guidelines	. 36
	6.9 Parallel I/F General Timing Requirements		10.2 Layout Example	
	6.10 Parallel I/F Maximum Parallel Interface Horizontal	11	器件和文档支持	
	Line Rate		11.1 器件支持	
	6.11 BT.656 I/F General Timing Requirements 17		11.2 社区资源	
	6.12 100- to 120-Hz Operational Limitations		11.3 商标	. 44
	6.13 Flash Interface Timing Requirements		11.4 静电放电警告	. 44
	6.14 DMD Interface Timing Requirements		11.5 术语表	. 44
	6.15 mDDR Memory Interface Timing Requirements 19	12	机械、封装和可订购信息	44
7	Detailed Description23		12.1 封装选项附录	
	7.1 Overview			

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

# Changes from Revision D (May 2017) to Revision E

# Page

•	已更改 将标题从"DLPC2607 DLP PICO 处理器 2607 ASIC"更改为"DLPC2607 低功耗 DLP® 显示控制器"	. 1
•	Added ZVB Package Bottom View	5
•	Changed to "Add external pullup or pulldown resistors as needed to these signals to avoid floating inputs"	. 5
•	Changed PAD1000 to DLPA1000	5
•	Changed to "Establish this setting"	5
•	Changed "low a minimum" to "low to a minimum"	5
•	Changed "Should be pulled up to" to "Pull up to"	5
•	Changed "Unused inputs should be pulled down" to "Pull unused inputs"	6
•	Added DMD INTERFACE pin descriptions	. 7
•	Added SDRAM INTERFACE pin descriptions	8
•	Changed "It should be connected" to "Connect".	9
•	Changed globally "Should be left open or unconnected for typical use." to "Leave open or unconnected for typical	
	use."	10
•	Changed globally "An external pullup should not be applied to this pin" to "Do not apply an external pullup to this	40
	pin"	
•	Swapped all values under I <sub>OH</sub> and I <sub>OL</sub>	
•	Changed "that should be applied" to "can safely be applied"	14
•	Changed "that should be applied" to "can safely be applied"	14
•	Changed "OHand OL" to VOH and VOL to clarify meaning	14
•	Changed "VCCIO =" to "VCCIO (V)"	
•	Changed "MAX Supported" to "Maximum Parallel Interface"	16



# 修订历史记录 (接下页)

•	Changed Changed "BT.565" to "BT.656"	17
•	Added link to ITU-R BT.656 specification	17
•	Changed "NOTE:" to "The table below"	17
•	Deleted "Note that"	17
•	Changed f <sub>clock</sub> min	18
•	Changed t <sub>p clkper</sub> min and max	18
•	Changed "should support" to "supports"	25
•	Changed "Thus, those pins should be tied" to "Tie these pins"	26
•	Changed "1.8-, 2.5-, or 3.3-V" to "1.8 V, 2.5 V, or 3.3 V"	26
•	Changed "the ASIC only supports periodic sources" to "the ASIC supports periodic sources only"	27
•	Changed "multi media" to "multimedia"	27
•	Changed Device Functional Modes to System Functional Modes and moved to correct position	27
•	Added Reference to TSTPT_6 for Crystal nominal frequency	28
•	Changed "ASIC, and the PLL_REFCLK_O pins hould be left unconnected" to "ASIC. Leave the PLL_REFCLK_O pins unconnected"	29
•	Changed "The benefit of an oscillator is that it can be made to provide a spread-spectrum clock that reduces EMI." to "An oscillator that provides a spread-spectrum clock reduces EMI."	29
•	Changed "can only accept" to "accepts"	29
•	Added kHz	29
•	Changed several items in Table 7	29
•	Changed " the ODM's own risk" to "the risk of the ODM"	29
•	Changed " Layout guidelines should be followed" to "Follow the layout guidelines"	29
•	Changed "To complete DLP system is requiered" to "The DLP system requires"	29
•	Changed "The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors." to "An optical OEM that specializes in designing optics for DLP projectors typically supplies the optical engine that has the LED packages and the DMD mounted to it."	29
•	Deleted "Note that"	30
•	Changed "this allows these inputs to be driven high" to "This protection allows the device to drive these inputs high"	30
•	Changed	30
•	Changed "All I/O power should remain" to "Ensure that all I/O power remains"	32
•	Changed "is defined" to "operates as"	35
•	Changed "should alert" to "alerts"	35
•	Changed "Note that the reference clock should continue to run and RESET should remain" to "The reference clock continues to run. RESET remains"	35
•	Changed "At a minimum, VDD_PLL power and VSS_PLL ground pins should be isolated" to "Isolate VDD_PLL power and VSS_PLL ground pins"	36
•	Changed "It is important that the quiet ground and power are treated like analog signals" to "The ground and power domains are analog signals, and should be treated as such to achieve minimum noise."	36
•	Changed "The power and ground traces should be as short as possible" to "Ensure that the power and ground traces are as short as possible"	36
•	Changed "and should not be expected" to "so do not expect them"	
•	Changed "they should be" to "ensure they are"	
•	Changed "should be split" to "Split the"	
•	Changed "In addition, the SPICLK trace should be" to "Make the SPICLK trace"	
•	Changed "should be split" to "Split the"	
	Changed "In addition, the SPIDOLIT trace should be" to "Make the SPIDOLIT trace"	



# 

Changed "on their way back" to "on the return"
 Changed "They should then share" to "Make sure they share"
 Changed "Variation from these recommendations may also work, but should be confirmed with PCB signal integrity

Changed "should take" to "takes" 40
 Changed "should take" to "takes" 40

Changed "Specifically ... should be terminated" to "Terminate"
 Changed "Specifically ... should be terminated" to "Terminate"
 Changed "kept" to "maintained to a length of"
 Changed "should" to "does"

## Changes from Revision C (November 2015) to Revision D

Page

# Changes from Revision B (January 2014) to Revision C

Page

## Changes from Revision A (December 2013) to Revision B

Page

• 删除了产品预览横幅 ...... 1

# Changes from Original (December 2013) to Revision A


Page

- Corrected columns for I<sub>OH</sub> and I<sub>OL</sub> in I/O Characteristics
   Updated B38 I/O Type value for V<sub>OH</sub> (min) in I/O Characteristics
   14
- Added additional table notes to I/O Characteristics
   Added table note to Internal Pullup and Pulldown Characteristics
   Corrected device reference to DLPC2607 in the notes for mDDR Memory Interface Timing Requirements
   19



# 5 Pin Configuration and Functions

#### ZVB Package 176-Pin NFBGA Bottom View



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

## Pin Functions (1)

PIN		I/O								
NAME	NO.	POWER TYPE		CLOCK SYSTEM	DESCRIPTION					
DEVICE INITIALIZA	DEVICE INITIALIZATION AND REFERENCE CLOCK <sup>(1)</sup>									
RESETZ	J14	VCC18	I1	Async	DLPC2607 power-on reset. Self-configuration starts when a low-to-high transition is detected on this pin. All ASIC power and clocks must be stable before this reset is de-asserted (hysteresis buffer). Note that the following seven signals tri-state while RESET is asserted: DMD_PWR_EN, LEDDVR_ON, LED_SEL_0,LED_SEL_1, SPICLK, SPIDOUT, SPICSZO Add external pullup or pulldown resistors as needed to these signals to avoid floating inputs.					
PLL_REFCLK_I	K15	\(CC40 (files)	14	N/A	Reference clock crystal input. If an external oscillator is used in place of a crystal, then use this pin as the oscillator Input.					
PLL_REFCLK_O	J15	VCC18 (filter)	O14	N/A	Reference clock crystal return. If an external oscillator is used in place of a crystal, then leave this pin unconnected (floating).					
FLASH INTERFAC	E <sup>(2)</sup>									
SPICLK	A4		O24	N/A	Clock for the external SPI device or devices					
SPIDIN	B4		12	SPICLK	Serial data input from the external SPI device or devices					
SPICSZ0	A5	VCC_FLSH	O24	SPICLK	Chip select 0 output for the external SPI flash device. Active low					
SPICSZ1	C6	700_12011	O24	SPICLK	Chip select 1 output for the external SPI DLPA1000 device. Active low					
SPIDOUT	C5		O24	SPICLK	Serial data output to the external SPI device or devices. This pin sends address and control information as well as data when programming					
MAIN VIDEO DATA	AND CO	NTROL		,						
PARK	B8	VCC_ INTF	13	Async	DMD park control (active low) is set high to enable typical operation. Establish this setting prior to releasing RESET, or within 500 µs after releasing RESET. It should be set low to a minimum of 500 µs before any power is to be removed from the DLPC2607 (hysteresis buffer).					
LED_ENABLE	A11	VCC_ INTF	13	Async	LED enable (active high input). A logic low on this signal forces LEDDRV_ON low and LED_SEL(1:0) = b00. These signals are enabled 100 ms after LED_ENABLE transitions from low to high (hysteresis buffer).					
DBIC_CSZ	B10	VCC_ INTF	13	SCL	Unused/reserved: Pull up to VCC_INTF.					
SCL	A10	VCC_INTF	B38	N/A	l <sup>2</sup> C clock (hysteresis buffer) bidirectional, open-drain signal. An external pullup is required. No l <sup>2</sup> C activity is permitted for a minimum of 100 ms afte PARK and RESET are set high.					
SDA	C10	VCC_ INTF	B38	SCL	l <sup>2</sup> C data (hysteresis buffer) bidirectional, open-drain signal. An external pullup is required.					

<sup>(1)</sup> Each device connected to the serial peripheral interface (SPI) bus must be operated off VCC\_FLSH

<sup>(2)</sup> Each device connected to the SPI bus must be operated off VCC\_FLSH



PIN		I/O					
NAME	NO.	POWER	TYPE	CLOCK SYSTEM DESCRIPTION		PTION	
GPIO4_INTF	C9	VCC_INTF	B34	Async	General purpose I/O 4 (hysteresis buffer). Primary usage is to indicate when auto-initialization is complete (also referred to as INIT-DONE, which is when GPIO4 transitions high then low following release of RESET) and to flag a detected error condition in the form of a logic high, pulsed Interrupt flag subsequent to INIT-DONE.		
GPIO5_INTF	В9	VCC_ INTF	B34	Async	General purpose I/O 5 (hysteresis buffer motor control with a sensor, this pin is a position sensor. For applications that us sensor, configure this pin with an output	in input that is connected to the motor se non-focus motor control with a	
MAIN VIDEO DATA	AND CON	ITROL			PARALLEL RGB MODE	BT.656 I/F MODE	
PCLK (Hysteresis)	D13	VCC_INTF	13	N/A	Pixel clock (3)	Pixel clock (3)	
PDM_CVS_TE	H15	VCC_ INTF	B34	ASYNC	Parallel data mask (4)	Unused (5)	
VSYNC_WE	H14	VCC_ INTF	13	ASYNC	Vsync <sup>(6)</sup>	Unused <sup>(5)</sup>	
HSYNC_CS	H13	VCC_ INTF	13	PCLK	Hsync <sup>(6)</sup>	Unused (5)	
DATEN_CMD	G15	VCC_ INTF	13	PCLK	Data valid <sup>(6)</sup>	Unused (5)	
PDATA[0]	G14	VCC_ INTF	13	PCLK	Data <sup>(7)</sup>	Data0 (7)	
PDATA[1]	G13	VCC_ INTF	13	PCLK	Data (7)	Data1 (7)	
PDATA[2]	F15	VCC_ INTF	13	PCLK	Data (7)	Data2 (7)	
PDATA[3]	F14	VCC_ INTF	13	PCLK	Data (7)	Data3 (7)	
PDATA[4]	F13	VCC_INTF	13	PCLK	Data (7)	Data4 (7)	
PDATA[5]	E15	VCC_ INTF	13	PCLK	Data (7)	Data5 (7)	
PDATA[6]	E14	VCC_INTF	13	PCLK	Data (7)	Data6 (7)	
PDATA[7]	E13	VCC_INTF	13	PCLK	Data <sup>(7)</sup>	Data7 (7)	
PDATA[8]	D15	VCC_ INTF	13	PCLK	Data <sup>(7)</sup>	Unused (5)	
PDATA[9]	D14	VCC_INTF	13	PCLK	Data <sup>(7)</sup>	Unused (5)	
PDATA[10]	C15	VCC_INTF	13	PCLK	Data (7)	Unused (5)	
PDATA[11]	C14	VCC_ INTF	13	PCLK	Data <sup>(7)</sup>	Unused <sup>(5)</sup>	
PDATA[12]	C13	VCC_INTF	13	PCLK	Data (7)	Unused (5)	
PDATA[13]	B15	VCC_INTF	13	PCLK	Data (7)	Unused (5)	
PDATA[14]	B14	VCC_ INTF	13	PCLK	Data (7)	Unused (5)	
PDATA[15]	A15	VCC_ INTF	13	PCLK	Data <sup>(7)</sup>	Unused (5)	
PDATA[16]	A14	VCC_ INTF	13	PCLK	Data (7)	Unused (5)	
PDATA[17]	B13	VCC_ INTF	13	PCLK	Data (7)	Unused (5)	
PDATA[18]	A13	VCC_ INTF	13	PCLK	Data (7)	Unused <sup>(5)</sup>	
PDATA[19]	C12	VCC_ INTF	13	PCLK	Data (7)	Unused <sup>(5)</sup>	
PDATA[20]	B12	VCC_ INTF	13	PCLK	Data <sup>(7)</sup>	Unused <sup>(5)</sup>	
PDATA[21]	A12	VCC_ INTF	13	PCLK	Data (7)	Unused <sup>(5)</sup>	
PDATA[22]	C11	VCC_ INTF	13	PCLK	Data (7)	Unused <sup>(5)</sup>	
PDATA[23]	B11	VCC_ INTF	13	PCLK	Data <sup>(7)</sup>	Unused (5)	

- Pixel clock capture edge is software programmable.

  Data mask is optional for parallel bus operation. If unused, pull to ground through a resistor.

  Pull unused inputs to ground through an external resistor.

  VSYNC, HSYNC, and data valid polarity is software programmable.

  PDATA(23:0) bus mapping is pixel format and source mode dependent.



PIN NAME NO.		I/O		OL OOK OVOTTER	DESCRIPTION		
		POWER TYPE		CLOCK SYSTEM			
DMD INTERFACE							
DMD_D0	M15			DMD_DCLK	DMD Data Pins. DMD Data pins are double data rate (DDR) signals that are		
DMD_D1	N14				clocked on both edges of DMD_DCLK. All 15 DMD data signals are use to interface to the WVGA and VGA DMDs;		
DMD_D2	M14				however, only 12 of the 15 are used to interface to an nHD DMD.		
DMD_D3	N15				The standard nHD interconnect is to utilize pins DMD_D(11:0). However, DMD D(14:3) must be used to interface to the nHD DMD when the I <sup>2</sup> C		
DMD_D4	P13				programmable option to reverse the bit-order of the DMD interface pins is		
DMD_D5	P14				selected (DMD Bus Swap Control, I <sup>2</sup> C: 0xA7).		
DMD_D6	P15						
DMD_D7	R15						
DMD_D8	R12						
DMD_D9	N11						
DMD_D10	P11						
DMD_D11	R11						
DMD_D12	N10	VCC18	O58				
DMD_D13	P10	VCC16	036				
DMD_D14	R10						
DMD_DCLK	N13			N/A	DMD Data Clock (DDR)		
DMD_LOADB	R13			DMD_DCLK	DMD Data Load Signal (active low). This signal requires an external pullup to VCC18.		
DMD_SCTRL	R14			DMD_DCLK	DMD Data Serial Control Signal		
DMD_TRC	P12			DMD_DCLK	DMD Data Toggle Rate Control		
DMD_DAD_BUS	L13			DMD_SAC_CLK	DMD DAD Bus Data		
DMD_DAD_STRB	K13		DMD_SAC_CLK	DMD DAD Bus Strobe			
DMD_DAD_OEZ	M13		Async	DMD Reset Driver Output Enable (active low). To properly park the DMD, this signal requires a $30\text{-k}\Omega$ to $100\text{-k}\Omega$ external pullup resistor connected to VCC18.			
DMD_SAC_BUS	L15			DMD_SAC_CLK	DMD SAC Bus Data		
DMD_SAC_CLK	L14			N/A	DMD SAC Bus Clock		



PIN		I/O				
NAME NO.		POWER TYPE		CLOCK SYSTEM	DESCRIPTION	
SDRAM INTERFAC	E					
MEM0_CLK_P	D1		074	N/A		
MEM0_CLK_N	E1		074		mDDR memory, Differential Memory Clock	
MEM0_A0	P1					
MEM0_A1	R3					
MEM0_A2	R1					
MEM0_A3	R2					
MEM0_A4	A1					
MEM0_A5	B1					
MEM0_A6	A2				mDDR memory, Multiplexed Row, and Column Address	
MEM0_A7	B2					
MEM0_A8	D2					
MEM0_A9	A3		004	MEM OUR		
MEM0_A10	P2		O64	MEM_CLK		
MEM0_A11	В3					
MEM0_A12	D3					
MEM0_BA0	МЗ				mDDD maman, Dank Calast	
MEM0_BA1	P3				mDDR memory, Bank Select	
MEM0_RASZ P4					mDDR memory, Row Address Strobe (active low)	
MEM0_CASZ R4					mDDR memory, Column Address Strobe (active low)	
MEM0_WEZ	R5				mDDR memory, Write Enable (active low)	
MEM0_CSZ	J3	VCC18			mDDR memory, Chip Select (active low)	
MEM0_CKE	C1	VCC18			mDDR memory, Clock Enable (active high)	
MEM0_LDQS	J2		B64	N/A	mDDR memory, Lower Byte, R/W Data Strobe	
MEM0_LDM	J1		O64	MEM0_LDQS	mDDR memory, Lower Byte, Write Data Mask	
MEM0_DQ0	N1					
MEM0_DQ1	M2					
MEM0_DQ2	M1					
MEM0_DQ3	L3		DG4	MEMO LDOS	mDDR mamony Lawer Bute Bidirectional BAW Date	
MEM0_DQ4	L2		B64	MEM0_LDQS	mDDR memory, Lower Byte, Bidirectional R/W Data	
MEM0_DQ5	K2					
MEM0_DQ6	L1					
MEM0_DQ7	K1					
MEM0_UDQS	G1		B64	N/A	mDDR memory, Upper Byte, R/W Data Strobe	
MEM0_UDM	H1		O64	MEM0_UDQS	mDDR memory, Upper Byte, Write Data Mask	
MEM0_DQ8	H2					
MEM0_DQ9	G2					
MEM0_DQ10	НЗ					
MEM0_DQ11	F3		DC4	MEM0 UDQS	mDDP mamony Unper Bute Bidirectional BAM Date	
MEM0_DQ12	F1		B64	INIEINIO_UDQ3	mDDR memory, Upper Byte, Bidirectional R/W Data	
MEM0_DQ13	E2					
MEM0_DQ14	F2					
MEM0_DQ15	E3					



PIN		VO			(continued)		
NAME NO.		POWER TYPE		CLOCK SYSTEM	DESCRIPTION		
LED DRIVER INTE		FOWER	IIFE				
GPIO1_RPWM	N8		O14	Async	General-purpose I/O 1 (output only). If the DLPA1000 is not used, then this output must be used as the red LED PWM signal used to control the LED current. (8) If the DLPA1000 is used, then this output can be used as a general purpose output controlled by the WPC processor.		
GPIO2_GPWM	P9		O14	Async	General-purpose I/O 2 (output only). If the output must be used as the green LED P current. (8) If the DLPA1000 is used, then general purpose output controlled by the	WM signal used to control the LED this output can be used as a	
GPIO3_BPWM	R8		O14	Async	General-purpose I/O 3 (output only). If the output must be used as the blue LED PW current. (8) If the DLPA1000 is used, then general-purpose output controlled by the	/M signal used to control the LED this output can be used as a	
LED_SEL_0	R6		O14	Async	LED enable SELECT. Controlled by prog (hysteresis buffer).	rammable DMD sequence timing	
					LED_SEL(1:0)	Selected LED	
					00	None	
		VCC18			01	Red	
LED SEL 1	N6		014	Async	10	Green	
	140		014	Adyric	11	Blue	
					These outputs should be input directly to the DLPA1000 if used. If the DLPA1000 is not used, then a decode circuit is required to decode the selected LED enable.		
LEDDRV_ON	P7		O14	Async	LED driver enable. Active-high output control to external LED driver logic (master enable). It is driven high 100 ms after LED_ENABLE is driven high and driven low immediately when either LED_ENABLE or PARK is driven low.  DMD power regulator enable (active high). This is an active-high output that should be used to control DMD V <sub>OFFSET</sub> , V <sub>BIAS</sub> , and V <sub>RESET</sub> voltages. DMD_PWR_EN is driven high when the PARK input signal is set high. However, DMD_PWR_EN is held high for 500 µs after the PARK input signal is set low before it is driven low. TI recommends a weak external pulldown resistor to keep this signal at a known state during power-up reset.		
DMD_PWR_EN	K14		O14	Async			
WHITE POINT COR	RECTION	LIGHT SENSOR	R I/F		. ,	· · · · · · · · · · · · · · · · · · ·	
CMP_OUT	A6		I1	Async	Successive approximation ADC compara Assumes a successive approximation AD sensor or thermocouple or both feeding of and the other side of the comparator drive ASIC. If this function is not used, pull it do	C is implemented with either a light one input of an external comparator en from the CMP_PWM pin of the	
CMP_PWM	В7	VCC_ 18	O14	Async	Successive approximation comparator pulse-width modulation input. Supplies a PWM signal to drive the successive approximation ADC Comparator used in light-to-voltage light sensor applications. If this function is not used, leave it unconnected.		
GPIO0_CMPPWR	P5		B14	Async	Power control signal for the WPC light sensor and other analog support circuits using the DLPC2607 ADC. Alternately, it provides general purpo I/O to the WPC microprocessor internal to the DLPC2607 device. If not leave it unconnected (hysteresis buffer).		
HWTEST_EN	A9	VCC _INTF	13	N/A	Manufacturing test enable signal. Connectypical operation. Includes weak internal p		
JTAGTDI	P6		14	JTAGTCK	JTAG, serial data in. Includes weak interr held low, this input can be used as ICP/ \( \)		
JTAGTCK	N5		l1	N/A	JTAG, serial data clock. Includes weak in	ternal pullup.	
JTAGTMS	N7	VCC _18		JTAGTCK	JTAG, test mode select. Includes weak in	iternal pullup.	
JTAGTDO	R7		O14	JTAGTCK	JTAG, serial data out		
JTAGRSTZ	P8		I1	ASYNC	JTAG, RESET (active low). Includes wea be tied to ground, through an external <1:		

<sup>(8)</sup> The DLPA1000 is not available for initial DLPC2607 design applications. When the DLPA1000 is not used, all LED PWM signals are forced high when LEDDRV\_ON = 0, software LED control is disabled, or the sequence stops.



Fill Fullctions ( (Continueu)							
PIN	I	I/O		CLOCK SYSTEM	DESCRIPTION		
NAME	NO.	POWER	TYPE				
TSTPT_0	B6	VCC18	B18	Async	Test pin 0 – Sampled as an input test mo RESET, and then driven as an output. In Normal use: Reserved for test output (IC open or unconnected for typical use. Alternative use: If focus motor control is a driver chip enable. Do not apply an exter the DLPC2607 device in a test mode.	cludes weak internal pulldown. (9) P/ WPC debug port TXD). Leave used, use this pin as the motor	
TSTPT_1	A8	VCC18	B18	Async	Test pin 1 – Sampled as an input test mode selection control upon release of RESET, and then driven as an output. Includes weak internal pulldown. (9) Normal use: Reserved for test output. Leave open or unconnected for typical use.  Alternative use: If focus motor control is used, use this pin as the motor driver data bit1 (LSB). Do not apply an external pullup to this pin to avoid putting the DLPC2607 device in a test mode.		
TSTPT_2	C7	VCC18	B18	Async	Test pin 2 – Sampled as an input test mode selection control upon release of RESET, and then driven as an output. Includes weak internal pulldown. (9) Normal use: Reserved for test output. Leave open or unconnected for typical use.  Alternative use: If focus motor control is used, use this pin as the motor driver data bit2. Do not apply an external pullup to this pin to avoid putting the DLPC2607 device in a test mode.		
TSTPT_3	B5	VCC18	B18	Async	Test Pin 3 – Sampled as an input test mode selection control upon release of RESET, and then driven as an output. Includes weak internal pulldown. (9) Normal use: Reserved for test output. Leave open or unconnected for typical use.  Alternative use: If focus motor control is used, use this pin as the motor driver motor driver data bit3. Do not apply an external pullup to this pin to avoid putting the DLPC2607 device in a test mode.		
TSTPT_4	A7	VCC18	B18	Async	Test pin 4 – Sampled as an input test mode selection control upon release of RESET, and then driven as an output. Includes weak internal pulldown. (9) Normal use: Reserved for test output. Leave open or unconnected for typical use. Alternative use: If focus motor control is used, use this pin as the motor driver data bit4 (MSB). Do not apply an external pullup to this pin to avoid putting the DLPC2607 device in a test mode.		
					Without External Pullup (9)	With External Pullup (10)	
					Enables auto-initialization from flash	Disables auto-initialization and facilitates flash programming via I <sup>2</sup> C of a blank flash	
TSTPT_5	C8	VCC18	B18	Async	Test pin 5 – Sampled as an input test mode selection control upon release of RESET and then driven as an output. Includes weak internal pulldown. (9) Normal use: Reserved for test output. Leave open or unconnected for typica use.  Alternative use: Not yet defined. Do not apply an external pullup to this pin to avoid putting the DLPC2607 device in a test mode.		
TSTPT_6	N9	VCC18	B18	Async	Test pin 6 and PLL REFCLK frequency selection – Sampled as an input te mode selection control upon release of RESET and then driven as an outp Includes a weak internal pulldown. (9)  Normal use: Reserved for test output. Leave open or unconnected for typic use.  Alternative use: Not yet defined.  This pin is sampled upon de-assertion of RESTZ to determine REFCLK frequency selection. DLPC2607 I <sup>2</sup> C address is set corresponding to the sampled input value as follows:  Without External Pullup (9)  With External Pullup (10)  PLL assumes REFCLK = 48.67 MHz		
					PLL assumes REFCLK = 16.67 MHz	MHz	

(10) External pullup resistor must be 15 k $\Omega$  or less.

<sup>(9)</sup> If operation does not call for an external pullup and there is no external logic that might overcome the weak internal pulldown resistor, then this I/O can be left open or unconnected for typical operation. If operation does not call for an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then TI recommends an external pulldown resistor to ensure a logic low.



PIN		I/O					
NAME	NO.	POWER	TYPE	CLOCK SYSTEM DESCRIPTION		PTION	
TSTPT_7	R9	VCC18	B18	Async	Test pin 7 and I <sup>2</sup> C address selection – Sampled as an input test mode selection control upon release of RESET, and then driven as an output Includes weak internal pulldown.  Normal use: Reserved for test output. Leave open or unconnected for use.  Alternative use: Not yet defined.  This pin is sampled upon deassertion of RESET to determine I <sup>2</sup> C addreselection. DLPC2607 I <sup>2</sup> C address is set corresponding to the sampled value as follows:		
					Without External Pullup (9)	With External Pullup (10)	
					I <sup>2</sup> C slave Write Address = x36 I <sup>2</sup> C slave Read Address = x37	I <sup>2</sup> C slave Write Address = x3A I <sup>2</sup> C slave Read Address = x3B	
POWER AND GRO	OUND <sup>(11)</sup>						
VDD10	D5, D9, F4, F12, J4, J12, M6, M8, M11				1-V core logic power supply		
VDD_PLL	H12				1-V power supply for the internal PLL		
VCC18	C4, D8, E4, G3, K3, K12, L4, M5, M9, M12, N4, N12				1.8-V power supply for all I/O other than the host, video interface, and SPI flash buses		
VCC_FLSH	D6				1.8-V, 2.5-V, or 3.3-V power supply for \$	SPI flash bus I/O	
VCC_INTF	D11, E12				1.8-V, 2.5-V, or 3.3-V power supply for a (includes I <sup>2</sup> C, PDATA, video syncs, PAF		
GND	D4, D7, D10, D12, G4, G12, H4, K4, L12, M4, M7, M10				Common ground		
RTN_PLL	J13				Analog ground return for the PLL (This must be connected to the common ground GND through a ferrite.)		
Reserved	C2, C3, N2, N3				No connects. Other signals can be route (versus going around them) to ease rou		

<sup>(11) 134</sup> total signal I/O pins, 38 total power or ground pins, and 4 total reserved pins



## **Specifications**

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
	$V_{DD10}$	-0.5	1.32	
	VDD_PLL	-0.5	1.32	
Voltage <sup>(2)</sup>	V <sub>CC18</sub>	-0.5	2.75	V
Voltage	VCC_FLSH	-0.5	3.6	V
	V <sub>CC_INTF</sub>	-0.5	3.6	
	V <sub>I</sub> 1.8 V, 2.5 V, 3.3 V <sup>(3)</sup>	-0.5	3.6	
$T_{J}$	Operating junction temperature	-30	105	°C
T <sub>A</sub>	Operating ambient temperature (4) (5)	-30	85	°C
T <sub>stg</sub>	Storage temperature	-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GND and are at the device not at the power supply.

Applies to external input and bidirectional buffers.

## 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/
V <sub>(ES</sub>	<sup>D)</sup> discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD10	1-V supply voltage, core logic		0.95	1	1.05	V
VDD_PLL	Analog voltage for PLL		0.95	1	1.05	V
VCC18	1.8-V supply voltage (for all non-flash and host int	erface signals)	1.71	1.8	1.89	V
		1.8-V LVCMOS	1.71	1.8	1.89	V
VCC_FLSH	_FLSH Configuration and control I/O supply voltage (variable)	2.5-V LVCMOS	2.375	2.5	2.625	V
	(variable)	3.3-V LVCMOS	3.135	3.3	3.465	V
		1.8-V LVCMOS	1.71	1.8	1.89	V
VCC_INTF	Pixel interface supply voltage (variable)	2.5-V LVCMOS	2.375	2.5	2.625	V
		3.3-V LVCMOS	3.135	3.3	3.465	V
VI	Input voltage		-0.3		VCCIO <sup>(1)</sup> + 0.3	V
Vo	Output voltage		0		VCCIO <sup>(1)</sup>	V
t <sub>RAMP</sub>	Power supply ramp time		10			μs

(1) VCCIO represents the actual supply voltage applied to the corresponding I/O.

TI strongly recommends I/O simulations (using IBIS models) for operation near the extremes of the supported ambient operating temperature range to ensure that the PCB design provides acceptable signal integrity.

The operating ambient temperature range assumes zero forced air flow, a JEDEC JESD51 junction-to-ambient thermal resistance value at zero forced air flow ( $R_{\theta,JA}$  at 0 m/s), a JEDEC JESD51 standard test card and environment, along with minimum and maximum estimated power dissipation across process, voltage, and temperature. Thermal conditions vary by application, which impacts R<sub>AIA</sub>. Thus, maximum operating ambient temperature varies by application. (a)  $T_{A\_min} = T_{J\_min} - (P_{D\_min} \times R_{\theta JA}) = -30^{\circ}C - (0.0 \text{ W} \times 64.96^{\circ}\text{C/W}) = -30^{\circ}\text{C}$  (b)  $T_{A\_min} = T_{J\_min} - (P_{D\_min} \times R_{\theta JA}) = 105^{\circ}\text{C} - (0.3 \text{ W} \times 64.96^{\circ}\text{C/W}) = 85^{\circ}\text{C}$ 

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

	THERMAL METRIC <sup>(1)</sup>	DLPC2607 ZVB (NFBGA)	UNIT
		176 PINS	
$R_{\theta JC}$	Junction-to-case thermal resistance	19.52	°C/W
$R_{\theta JA}$	Junction-to-air thermal resistance (with no forced airflow)	64.96	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

## 6.5 Typical Current and Power Dissipation

over operating free-air temperature range (unless otherwise noted)

	TVDICAL	WVGA APP	LICATIONS	nHD APPL	ICATIONS
SUPPLY	TYPICAL VOLTAGE (V)	TYPICAL CURRENT (mA)	TYPICAL POWER (mW)	TYPICAL CURRENT (mA)	TYPICAL POWER (mW)
I/F Sleep Mode D	Disabled <sup>(1) (2) (3)</sup>				
VCC_INTF	1.8	0	0.1	0	0.1
VCC_FLSH <sup>(4)</sup>	2.5	0	0	0	0
VCC18	1.8	28.2	50.8	22.7	40.9
VDD_PLL	1	2.8	2.8	2.8	2.8
VDD10	1	39	39.0	37.7	37.7
Total			92.7		81.5
I/F Sleep Mode E	nabled <sup>(1) (2) (3)</sup>				
VCC_INTF	1.8	0	0.1	0	0.1
VCC_FLSH	2.5	0	0	0	0
VCC18 <sup>(4)</sup>	1.8	27	48.6	22.5	40.4
VDD_PLL	1	2.8	2.8	2.8	2.8
VDD10	1	30.6	30.6	29.3	29.3
Total			82.1		72.6

<sup>(1)</sup> I/F sleep is a programmable parameter that can be set to save power in free-run, sequencer mode when displaying still images on the DMD. When I/F sleep is enabled, any images applied to the input bus to the DLPC2607 device are ignored.

<sup>(2)</sup> Power for both I/F sleep mode disabled and I/F sleep mode enabled was measured while transferring a full 864 × 480 landscape image at periodic 30 frames per second. The image was a 12 × 6 color checkerboard.

<sup>(3)</sup> All measurements were taken on a TI internal reference design board at 25°C ambient.

<sup>(4)</sup> VCC\_FLSH power was 0 at the time of the measurement because flash accesses are limited when the ASIC is being configured.



### 6.6 I/O Characteristics

Voltage and current characteristics for each I/O type signal listed previously in the DLPC2607 table are summarized in I/O Characteristics. All inputs and outputs are LVCMOS. (1)

I/O TYPE	DESCRIPTION	VCCIO (NOM) (V)	V <sub>IL</sub> <sup>(2)</sup> (min) (V)	V <sub>IL</sub> (MAX) (V)	V <sub>IH</sub> (MIN) (V)	V <sub>IH</sub> <sup>(3)</sup> (MAX) (V)	Ι <sub>ΙΝ</sub> <sup>(4)</sup> (MAX) (μΑ)	V <sub>OH</sub> <sup>(5)</sup> (MIN) (V)	V <sub>OL</sub> <sup>(6)</sup> (MAX) (V)	I <sub>OH</sub> <sup>(7)</sup> (MIN) (mA)	I <sub>OL</sub> <sup>(8)</sup> (MIN) (mA)	ITS <sup>(9)</sup> (MAX) (μA)
I1	Input (STD)	1.8	-0.3	0.5	1.2	3	±10					
		1.8	-0.3	0.5	1.2	3	±10					
12	Input (FLSH)	2.5	-0.3	0.7	1.7	3.6	±10					
		3.3	-0.3	0.8	2	3.6	±10					
		1.8	-0.3	0.5	1.2	3	±10					
13	Input (INTF)	2.5	-0.3	0.7	1.7	3.6	±10					
		3.3	-0.3	0.8	2	3.6	±10					
14	Input (REFCLK)	1.8	-0.3	0.5	1.2	3	±10					
O14	1× output (STD/ REFCLK)	1.8						1.25	0.4	2.58	2.89	±10
		1.8						1.25	0.4	2.58	2.89	±10
O24	1× output (FLSH)	2.5						1.7	0.7	6.2	6.3	±10
		3.3						2.4	0.4	5.29	9.38	±10
O58	2× output (DMD)	1.8						1.25	0.4	6.41	5.78	±10
O64 <sup>(10)</sup>	1× output (MEM)	1.8						1.53	0.19	4	4	±10
O74 <sup>(10)</sup>	1× output (MEM DIFF) <sup>(11)</sup>	1.8						1.53	0.19	4	4	±10
B14	1× bidirectional (STD) output	1.8	-0.3	0.5	1.2	3	±10	1.25	0.4	2.58	2.89	±10
B18 <sup>(12)</sup>	2× bidirectional (STD) output	1.8	-0.3	0.5	1.2	3	±10	1.25	0.4	5.15	5.72	±10
		1.8	-0.3	0.5	1.2	3	±10	1.25	0.4	2.58	2.89	±10
B34	1x bidirectional (INTF) output	2.5	-0.3	0.7	1.7	3.6	±10	1.7	0.7	6.2	6.3	±10
	() carpar	3.3	-0.3	0.8	2	3.6	±10	2.4	0.4	5.29	9.38	±10
		1.8	-0.3	0.5	1.2	3	±10	2.4	0.4	5.15	5.72	±10
B38	2x bidirectional (INTF) output	2.5	-0.3	0.7	1.7	3.6	±10	1.7	0.7	12.4	12.7	±10
	(, balpar	3.3	-0.3	0.8	2.0	3.6	±10	1.25	0.4	10.57	18.68	±10
B64 <sup>(10)</sup>	1× bidirectional (MEM) output	1.8	-0.3	0.57	1.19	2.2	±10	1.53	0.19	4	4	±10

- Pin PLL\_REFCLK\_I is a crystal oscillator input pin and is not tested during VIH/VIL testing.
- VIL(min) is the absolute minimum voltage that can safely be applied to each corresponding pin.
- VOH(max) is the maximum voltage that can safely be applied to each corresponding pin.
- Input leakage current with no internal pullup or pulldown. VIN = 0 or VIN = VCCIO where VCCIO = I/O supply voltage
- $I_{OH} = -$  rated current
- I<sub>OL</sub> = + rated current (6)
- (7)
- $V_{OH} = VOH(max)$   $V_{OL} = VOL(max)$
- Tri-state output leakage current.  $V_{IN} = 0$  or  $V_{IN} = VCCIO$  where VCCIO = I/O supply voltage
- (10) O64, O74, and B64 buffers are tested to only 100 μA for IOH/IOL due to tester limitations.
- (11) The O74 mDDR differential clock (CK) output is simply a pair of single-ended drivers driven by a true and complementary signal.
- (12) B18 buffers are not tested for I<sub>IH</sub>.

## 6.7 Internal Pullup and Pulldown Characteristics

The resistance depends on the supply voltage level applied to the I/O. (1) (2)

	VCCIO (V)	MIN	MAX	UNIT
	3.3	N/A	N/A	
Weak pullup resistance	2.5	33	89	kΩ
	1.8	50.3	157.3	
	3.3	17.8	79.6	
Weak pulldown resistance	2.5	37	109	kΩ
	1.8	51.8	184.1	

- The description column of identifies whether the corresponding signal includes an internal pullup or pulldown resistor.
- Due to tester limitations, only the 1.8-V pullup resistors are measured and no pulldown resistors are measured.



## 6.8 Parallel I/F Frame Timing Requirements

			MIN	MAX	UNIT
t <sub>p_vsw</sub>	Pulse duration – VSYNC_WE high	50% reference points	1		lines
t <sub>p_vbp</sub>	Vertical back porch – Time from the leading edge of VSYNC_WE to the leading edge HSYNC_CS for the first active line. (1)	50% reference points	2		lines
t <sub>p_vfp</sub>	Vertical front porch – Time from the leading edge of the HSYNC_CS following the last active line in a frame to the leading edge of VSYNC_WE. <sup>(1)</sup>	50% reference points	1		lines
t <sub>p_tvb</sub>	Total vertical blanking – Time from the leading edge of HSYNC_CS following the last active line of one frame to the leading edge of HSYNC_CS for the first active line in the next frame. This is equal to the sum of Vertical back porch $(t_{p\_vbp})$ + Vertical front porch $(t_{p\_vfp})$ .	50% reference points	12		lines
t <sub>p_hsw</sub>	Pulse duration – HSYNC_CS high	50% reference points	4	128	PCLKs
t <sub>p_hbp</sub>	Horizontal back porch – Time from rising edge of HSYNC_CS to rising edge of DATAEN_CMD.	50% reference points	4		PCLKs
t <sub>p_hfp</sub>	Horizontal front porch – Time from falling edge of DATAEN_CMD to rising edge of HSYNC_CS.	50% reference points	8		PCLKs
t <sub>p_thh</sub>	Total horizontal blanking – Sum of horizontal front and back porches	50% reference points			<sup>(2)</sup> PCLKs

The programmable parameter vertical sync line delay (I<sup>2</sup>C: 0x23) must be set such that:

## 6.9 Parallel I/F General Timing Requirements

			MIN	MAX	UNIT
$f_{ m clock}$	Clock frequency, PCLK		1	33.5	MHz
t <sub>p_clkper</sub>	Clock period, PCLK	50% reference points	29.85	1000	ns
t <sub>p_clkjit</sub>	Clock jitter, PCLK	Max f <sub>clock</sub>	(1)	(1)	
t <sub>p_wh</sub>	Pulse-duration low, PCLK	50% reference points	10		ns
t <sub>p_wl</sub>	Pulse-duration high, PCLK	50% reference points	10		ns
t <sub>p_su</sub>	Setup time – HSYNC_CS, DATEN_CMD, PDATA (23:0) valid before the active edge of PCLK <sup>(2)</sup>	50% reference points	3		ns
t <sub>p_h</sub>	Hold time – HSYNC_CS, DATEN_CMD, PDATA (23:0) valid after the active edge of PCLK (2)	50% reference points	3		ns
t <sub>t</sub>	Transition time – All signals	20% to 80% reference points	0.2	4	ns

Clock jitter (in ns) should be calculated using this formula: Jitter = (1 /  $f_{clock}$  – 28.35 ns). Setup and hold times must be met during clock jitter.

The programmable parameter vertical sync line delay (I-C: 0x23) must be set such that:  $6 - \text{Vertical front porch} \ (t_{\text{D_Nfp}})' \ (\text{min 0}) \le \text{Vertical sync line delay} \le \text{Vertical back porch} \ (t_{\text{D_Nfp}}) - 2 \ (\text{max 15}).$  The default value for vertical sync line delay is set to 5; thus, only a vertical back porch less than 7 requires potential action.

Total horizontal blanking is driven by the max line rate for a given source, which is a function of resolution and orientation. See *Parallel I/F Maximum Parallel Interface Horizontal Line Rate* for max line rate for each source and display combination.  $t_{\text{D_1th}} = \text{Roundup [(1000 \times f_{\text{clock}})/LR]} - \text{APPL}$  where  $f_{\text{clock}} = \text{Pixel clock}$  rate in MHz, LR = Line rate in kHz, and the number of active pixels per (horizontal) line is APPL. If  $t_{\text{D_1th}}$  is calculated to be less than  $t_{\text{D_1hb}} + t_{\text{D_1hb}}$ , then the pixel clock rate is too low, or the line rate is too high, and one or both must be adjusted. must be adjusted.

See Figure 2.



# 6.10 Parallel I/F Maximum Parallel Interface Horizontal Line Rate

	PARALLEL BUS	LANDSCAP	E FORMAT	PORTRAIT FORMAT		
DMD	SOURCE	RESOLUTION (H×V)	MAX LINE RATE (kHz)	RESOLUTION (HxV)	MAX LINE RATE (kHz)	
	NSTC (1)	720 × 240 <sup>(2)</sup>	17	Not supported	N/A	
	PAL (1)	720 × 288 <sup>(2)</sup>	20	Not supported	N/A	
	QVGA	320 × 240 <sup>(2)</sup>	17	240 × 320 <sup>(2)</sup>	22	
	QWVGA	427 × 240 <sup>(2)</sup>	17	240 × 427 <sup>(2)</sup>	27	
	nHD	640 × 360 <sup>(2)</sup>	25	360 × 640 <sup>(2)</sup>	42	
	3:2 VGA	640 × 430 <sup>(2)</sup>	30	430 × 640 <sup>(2)</sup>	45	
0.3 WVGA and	4:3 VGA	640 × 480 <sup>(2)</sup>	34	480 × 640 <sup>(2)</sup>	45	
0.24 VGA diamond	WVGA-720	720 × 480 <sup>(2)</sup>	34	480 × 720 <sup>(2)</sup>	51	
	WVGA-752	752 × 480 <sup>(2)</sup>	34	480 × 752 <sup>(2)</sup>	53	
	WVGA-800	800 × 480 <sup>(2)</sup>	34	480 × 800 <sup>(2)</sup>	56	
	WVGA-852	852 × 480 <sup>(2)</sup>	34	480 × 852 <sup>(2)</sup>	56	
	WVGA-853	853 × 480 <sup>(2)</sup>	34	480 × 853 <sup>(2)</sup>	56	
	WVGA-854	854 × 480 <sup>(2)</sup>	34	480 × 854 <sup>(2)</sup>	56	
	WVGA-864	864 × 480 <sup>(2)</sup>	34	480 × 864 <sup>(2)</sup>	56	
	NSTC (1)	720 × 240 <sup>(2)</sup>	32	Not supported	N/A	
	PAL (1)	720 × 288 <sup>(2)</sup>	39	Not supported	N/A	
	QVGA	320 × 240	32	240 × 320 <sup>(2)</sup>	42	
	QWVGA	427 × 240	32	240 × 427 <sup>(2)</sup>	52	
	nHD	640 × 360	48	360 × 640 <sup>(2)</sup>	79	
	3:2 VGA	640 × 430 <sup>(2)</sup>	50	430 × 640 <sup>(2)</sup>	74	
O O allD Mark attac	4:3 VGA	640 × 480 <sup>(2)</sup>	50	480 × 640 <sup>(2)</sup>	66	
0.2 nHD Manhattan	WVGA-720	720 × 480 <sup>(2)</sup>	44	480 × 720 <sup>(2)</sup>	66	
	WVGA-752	752 × 480 <sup>(2)</sup>	42	480 × 752 <sup>(2)</sup>	66	
	WVGA-800	800 × 480 <sup>(2)</sup>	40	480 × 800 <sup>(2)</sup>	66	
	WVGA-852	852 × 480 <sup>(2)</sup>	37	480 × 852 <sup>(2)</sup>	66	
	WVGA-853	853 × 480 <sup>(2)</sup>	37	480 × 853 <sup>(2)</sup>	66	
	WVGA-854	854 × 480 <sup>(2)</sup>	37	480 × 854 <sup>(2)</sup>	66	
	WVGA-864	864 × 480 <sup>(2)</sup>	37	480 × 864 <sup>(2)</sup>	66	

NTSC and PAL are assumed to be interlaced sources Not supported for 100- to 120-Hz operation



## 6.11 BT.656 I/F General Timing Requirements

The DLPC2607 ASIC input interface supports the industry standard BT.656 parallel video interface. See the appropriate ITU-R BT.656 specification for detailed interface timing requirements. Map the BT.656 data bits to the DLPC2607 PDATA bus as shown in Figure 3. <sup>(1)</sup>

			MIN	MAX	UNIT
$f_{ m clock}$	Clock frequency, PCLK		1	33.5	MHz
t <sub>p_clkper</sub>	Clock period, PCLK	50% reference points	29.85	1000	ns
t <sub>p_clkjit</sub>	Clock jitter, PCLK <sup>(2)</sup>	Maximum $f_{clock}$	(2)	(2)	
t <sub>p_wh</sub>	Pulse duration low, PCLK	50% reference points	10		ns
t <sub>p_wl</sub>	Pulse duration high, PCLK	50% reference points	10		ns
t <sub>p_su</sub>	Setup time – HSYNC, DATEN, PDATA(23:0) valid before the active edge of PCLK	50% reference points	3		ns
t <sub>p_h</sub>	Hold time – HSYNC, DATEN, PDATA(23:0) valid after the active edge of PCLK	50% reference points	3		ns
t <sub>t</sub>	Transition time – All signals	20% to 80% reference points	0.2	4	ns

<sup>(1)</sup> The BT.656 I/F accepts 8-bit per color, 4:2:2 YCb/Cr data encoded per the industry standard though PDATA(7:0) on the active edge of PCLK (that is, programmable) as shown in Figure 2.

## 6.12 100- to 120-Hz Operational Limitations

The table below assumes that a front-end device ahead of the DLPC2607 device converts all 3-D sources to the 3-D format defined previously and provides any needed left-eye or right-eye selection control directly to the 3-D glasses (that is, the DLPC2607 device does not control the glasses). The DLPC2607 device includes a double buffer frame memory, which causes the displayed image to be delayed one frame relative to its input. This requires left or right eye-frame shutter control to be inverted prior to being sent to the glasses.

SOURCE	RESOLUTION (APPL x ALPF)	MIN FRAME RATE (Hz)	NOM FRAME RATE (Hz)	MAX FRAME RATE (Hz)	MIN TVB (tp_tvb) (LINES)	MAX LINE RATE (kHz)	MIN LINE RATE (kHz)	MIN CLOCK RATE (MHz)
nHD	640 × 360	99	100	101	12	48	(1)	(2)
WQVGA	427 × 240	99	100	101	12	32	(1)	(2)
QVGA	320 × 240	99	100	101	12	32	(1)	(2)
nHD	640 × 360	118.8	120	121.2	12	48	(1)	(2)
WQVGA	427 × 240	118.8	120	121.2	12	32	(1)	(2)
QVGA	320 × 240	118.8	120	121.2	12	32	(1)	(2)

<sup>(1)</sup> Use the following equation to determine the minimum line rate for a given application. The application cannot be supported if the calculated minimum line rate exceeds the maximum line rate defined elsewhere in this table;

 $Line\_Rate\_min\_(kHz) = Frame\_Rate\_max~(Hz) \times [ALPF + TVB] / 1000$ 

Where: TVB = Total vertical blanking (in lines)

ALPF = Active lines per frame

Frame\_Rate\_max = Max frame rate including all expected wander

(2) The following equation should be used to determine the minimum pixel clock rate for a given application. The application cannot be supported if the calculated minimum pixel clock rate exceeds the max pixel clock rate defined in *Parallel I/F General Timing Requirements*.

Pixel\_Clock\_min (MHz) = Line\_Rate\_max (kHz) x (APPL + 12) / 1000

Where: APPL = Active pixels per line

Line\_Rate\_max = Max line rate including all expected wander

<sup>(2)</sup> Clock jitter should be calculated using this formula: Jitter =  $(1 / f_{clock} - 28.35 \text{ ns})$ . Setup and hold times must be met during clock jitter.



## 6.13 Flash Interface Timing Requirements

The DLPC2607 ASIC flash memory interface consists of a SPI flash serial interface at 33.3 MHz (nominal). (1) (2)

			MIN	MAX	UNIT
$f_{ m clock}$	Clock frequency, SPI_CLK <sup>(3)</sup>		33.3266	33.34	MHz
t <sub>p_clkper</sub>	Clock period, SPI_CLK	50% reference points	29.994	30.006	ns
t <sub>p_wh</sub>	Pulse duration low, SPI_CLK	50% reference points	10		ns
t <sub>p_wl</sub>	Pulse duration high, SPI_CLK	50% reference points	10		ns
t <sub>t</sub>	Transition time – all signals	20% to 80% reference points	0.2	4	ns
t <sub>p_su</sub>	Setup time – SPI_DIN valid before SPI_CLK falling edge	50% reference points	10		ns
t <sub>p_h</sub>	Hold time – SPI_DIN valid after SPI_CLK falling edge	50% reference points	0		ns
t <sub>p_clqv</sub>	SP_ICLK clock low to output valid time – SPIDOUT and SPI_CSZ	50% reference points		1	ns
t <sub>p_clqx</sub>	SPI_CLK clock low output hold time – SPI_DOUT and SPI_CSZ	50% reference points	-1		ns

- (1) Standard SPI protocol is to transmit data on the falling edge of SPI\_CLK and capture data on the rising edge. The DLPC2607 device does transmit data on the falling edge, but it captures data on the falling edge rather than the rising edge. This provides support for SPI devices with long clock-to-Q timing. The DLPC2607 device hold capture timing is set to facilitate reliable operation with standard external SPI protocol devices.
- (2) With the above output timing, the DLPC2607 device provides the external SPI device 14-ns input set-up and 14-ns input hold relative to the rising edge of SPI\_CLK.
- (3) This range includes the 200 ppm of the external oscillator (but no jitter).

## 6.14 DMD Interface Timing Requirements

The DLPC2607 ASIC DMD interface consists of a 76.19-MHz (nominal) DDR output-only interface with LVCMOS signaling. (see <sup>(1)</sup>)

			MIN	MAX	UNIT
$f_{ m clock}$	Clock frequency, DMD_DCLK and DMD_SAC_CLK <sup>(2)</sup>			76.206	MHz
t <sub>p_clkper</sub>	Clock period, DMD_DCLK and DMD_SAC_CLK	50% reference points	13.122	13.128	ns
t <sub>p_wh</sub>	Pulse duration low, DMD_DCLK and DMD_SAC_CLK	50% reference points	6.2		ns
t <sub>p_wl</sub>	Pulse duration high, DMD_DCLK and DMD_SAC_CLK	50% reference points	6.2		ns
t <sub>t</sub>	Transition time – all signals	20% to 80% reference points	0.3	2	ns
t <sub>p_su</sub>	Output setup time – DMD_D(14:0), DMD_SCTRL, DMD_LOADB and DMD_TRC relative to both rising and falling edges of DMD_DCLK <sup>(3)</sup> (4)	50% reference points		1.5	ns
t <sub>p_h</sub>	Output hold time – DMD_D(14:0), DMD_SCTRL,DMD_LOADB and DMD_TRC signals relative to both rising and falling edges of DMD_DCLK <sup>(3)</sup> (4)	50% reference points		1.5	ns
t <sub>p_d1_skew</sub>	DMD data skew – DMD_D(14:0), DMD_SCTRL, DMD_LOADB, and DMD_TRC signals relative to each other <sup>(5)</sup>	50% reference points		0.2	ns
t <sub>p_clk_skew</sub>	Clock skew – DMD_DCLK and DMD_SAC_CLK relative to each other	50% reference points		0.2	ns
t <sub>p_d2_skew</sub>	DAD/SAC data skew - DMD_SAC_BUS, DMD_DRC_OEZ <sup>(6)</sup> , DMD_DRC_BUS, and DMD_DRC_STRB signals relative to DMD_SAC_CLK	50% reference points		0.2	ns

- (1) Assumes a 30-Ω series termination for all DMD interface signals (except DAD\_DMD\_OEZ)
- (2) This range includes the 200 ppm of the external oscillator (but no jitter).
- (3) Assumes minimum DMD setup time = 1 ns and minimum DMD hold time = 1 ns
- (4) Output setup and hold numbers already account for controller clock jitter. Only routing skew and DMD setup/hold must be considered in system timing analysis.
- (5) Assumes DMD data routing skew = 0.1 ns max
- (6) DMD\_DAD\_OEZ requires a 30- to 100-kΩ external pullup resistor connected to VCC18 to achieve proper timing.



## 6.15 mDDR Memory Interface Timing Requirements

The DLPC2607 controller mDDR memory interface consists of a 16-bit wide, mDDR interface (that is, LVCMOS signaling) operated at 133.33 MHz (nominal). (see  $^{(1)}$   $^{(2)}$   $^{(3)}$ )

		MIN	MAX	UNIT
t <sub>CYCLE</sub>	Cycle-time reference	7500		ps
t <sub>CH</sub>	CK high pulse width <sup>(4)</sup>	2700		ps
t <sub>CL</sub>	CK low pulse width <sup>(4)</sup>	2700		ps
t <sub>DQSH</sub>	DQS high pulse width (4)	2700		ps
t <sub>DQSL</sub>	DQS low pulse width <sup>(4)</sup>	2700		ps
t <sub>WAC</sub>	CK to address and control outputs active	-2870	2870	ps
t <sub>QAC</sub>	CK to DQS output active		200	ps
t <sub>DAC</sub>	DQS to DQ and DM output active	-1225	1225	ps
t <sub>DQSRS</sub>	Input (read) DQS and DQ skew <sup>(5)</sup>		1000	ps

- (1) This includes the 200 ppm of the external oscillator (but no jitter).
- (2) Output setup and hold numbers already account for controller clock jitter. Only routing skew and memory setup/hold must be considered in system timing analysis.
- (3) Assumes a  $30-\Omega$  series termination on all signal lines.
- (4) CK and DQS pulse duration specifications for the DLPC2607 assume it is interfacing to a 166-MHz mDDR device. Even though these memories are only operated at 133.33 MHz, according to memory vendors, the rated t<sub>CK</sub> specification (that is 6 ns) can be applied to determine minimum CK and DQS pulse duration requirements to the memory.
- (5) Note that DQS must be within the t<sub>DQSRS</sub> read data-skew window, but need not be centered.




Figure 1. Parallel I/F Frame Timing






Figure 2. Parallel and BT.656 I/F General Timing




Figure 3. DLPC2607 PDATA Bus - BT.656 I/F Mode Bit Mapping (YCrCb 4:2:2 Source)




Figure 4. Flash I/F Timing






Figure 6. mDRR Memory Address and Control Timing






Figure 7. mDRR Memory Write Dtat Timing




Figure 8. mDDR Memory Read Data Timing




## 7 Detailed Description

#### 7.1 Overview

The DLPC2607 is the display controller for the 0.3-WVGA, 0.24-VGA and 0.2-nHD DMDs. Both the controller and the DMD must be used in conjunction with each other for reliable operation of the DMD. The DLPC2607 display controller provides interfaces and data/image processing functions that are optimized for small form factor and low power display applications. Applications include pico projectors, smart projectors, screen less display, interactive display, wearable displays and many more. In typical systems a separate applications processor is used to provide various multimedia functionality (such as video decoder, HDMI receiver, VGA, SD card, or USB I/F chip).

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Parallel Bus Interface

The parallel bus interface complies with standard graphics interface protocol, which includes a vertical sync signal (VSYNC\_WE), horizontal sync signal (HSYNC\_CS), optional data valid signal (DATAEN\_CMD), a 24-bit data bus (PDATA), and a pixel clock (PCLK). The user can program the polarity of both syncs and the active edge of the clock. Figure 1 shows the relationship of these signals. The data valid signal (DATAEN\_CMD) is optional in that the DLPC2607 device provides auto-framing parameters that can be programmed to define the data valid window based on pixel and line counting relative to the horizontal and vertical syncs.



## Feature Description (continued)


In addition to these standard signals, an optional side-band signal (PDM\_CVS\_TE) is available, which allows the user to stop the periodic frame updates without losing the displayed image. When PDM\_CVS\_TE is active, it acts as a data mask and does not allow the source image to be propagated to the display. A programmable PDM polarity parameter determines if it is active high or active low. This parameter defaults to make PDM CVS TE active high. Therefore, if this function is not desired, tie it to a logic low on the PCB. PDM\_CVS\_TE is restricted to change only during vertical blanking. Note that VSYNC\_WE must remain active at all times (in Lock-to-VSYNC mode) or the display sequencer stops and causes the LEDs to be shut off.

The parallel bus interface supports six data transfer formats:


- 16-bit RGB565
- 18-bit RGB666
- 18-bit 4:4:4 YCrCb666
- 24-bit RGB888
- 24-bit 4:4:4 YCrCb888
- 16-bit 4:2:2 YCrCb (standard sampling assumed to be Y0Cb0, Y1Cr0, Y2Cb2, Y3Cr2, Y4Cb4, Y5Cr4, ...)

Figure 9 shows the required PDATA(23:0) bus mapping for these six data transfer formats.

#### Parallel Bus Mode - 4:4:4 RGB and YCrCb Sources



#### Parallel Bus Mode - 16-bit YCrCb 4:2:2 Source



PDATA(23:0) of the Input Pixel data bus Bus Assignment Mapping

Data bit mapping on the pins of the ASIC

Figure 9. PDATA Bus - Parallel I/F Mode Bit Mapping

#### 7.3.2 100- to 120-Hz 3-D Display Operation

The DLPC2607 device supports 100- to 120-Hz 3-D display operation, but is limited to a narrow set of configurations. 3-D operation is limited to:

0.2-nHD DMDs only



### **Feature Description (continued)**

- nHD, WQVGA and QVGA source resolutions
- Parallel bus interface only (all pixel formats are supported)
- Landscape source and display orientation only
- Non-interlaced video-graphics only
- 100-Hz ±1% or 120-Hz ±1% source frame rates
- Unpacked, full resolution, frame sequential, 3-D format (that is each 100- or 120-Hz source frame contains a single, full resolution, eye frame separated by VSYNCs, where an eye frame contains image data for a single left or right eye; not both)
- Minimum line rates that satisfy the high frame rates

To support 3-D operation, run the DLPC2607 device in Lock-to-VSYNC mode with 1x frame rate multiplication (that is, no frame rate multiplication). Each DMD frame is displayed at the source frame rate in the order it is received.

Because of the high frame rate of the source, the source line rate must be much higher than typical, but still cannot exceed the rates defined in *Parallel I/F Maximum Parallel Interface Horizontal Line Rate*. The minimum line rate is limited by the maximum frame rate and minimum total vertical blanking (TVB). 100- to 120-Hz Operational Limitations provides a summary of the line rate range assuming the minimum TVB.

## 7.4 Programming

#### 7.4.1 Serial Flash Interface

The DLPC2607 device uses an external SPI serial flash memory device for configuration support. The minimum required size depends on the desired minimum number of sequences, CMT tables, and splash options while the maximum supported is 16 Mb. Table 1 provides the list of the configuration options.

Table 1. Serial Flash Support Features by Density<sup>(1)</sup>

TARGET	QUANTITY OF FEATURES THAT CAN BE SUPPORTED						
FLASH DENSITY (Mb)	OPTICAL TEST SPLASH SCREENS	STANDARD SPLASH SCREENS	SERIES DATA SECTOR	UNIT DATA SECTOR	ODM DATA SECTOR	DLP DISPLAY SEQUENCES	CMT TABLES PER SEQUENCE (3)
4 Mb	0	1	1	1	1	16	7
8 Mb	0	3	1	1	1	16	7
16 Mb	1	4	1	1	1	16	7

- (1) All rows in this table have passed DVT at TI.
- (2) Assumes individual DLP display sequences are limited to 5 KB each
- An equal number of CMT tables are required for each sequence (CMT tables define the DeGamma Curve). The DLPC2607 device uses a single SPI, employing SPI mode 0 protocol, operating at a frequency of 33.3 MHz. It supports two independent SPI chip selects. However, the primary flash must be connected to SPI chip select 0 (SPICS0) because the auto-initialization routine is always executed from the device connected to this chip select. The auto-initialization routine executed from flash consists of the following:

  (a) The DLPC2607 device first uploads the size and location of the auto-initialization routine from address range 0x0000 through 0x0007 of the serial flash memory connected to SPICS0.
  - (b) The DLPC2607 device then uploads the actual auto-initialization routine to its ICP program memory from the serial flash memory connected to SPICS0.
  - (c) The DLPC2607 device then executes an auto-init routine, which includes uploading default control parameter values, uploading mailbox memory contents, turning on the sequence and LEDs, and then enabling the display.
  - (d) Upon completion of the auto-initialization routine, the DLPC2607 signals INIT DONE with GPIO4\_INTF.

The DLPC2607 device supports any flash device that is compatible with these modes of operation. However, the DLPC2607 device does not support the Normal (slow) Read Opcode, and thus cannot automatically adapt protocol and clock rate based on the flash's electronic signature ID. The flash instead uses a fixed SPI clock and assumes certain attributes of the flash have been ensured by PCB design. The DLPC2607 device also assumes the flash supports address auto-incrementing for all read operations. Table 2 and Table 3 list the specific instruction OpCode and timing compatibility requirements for a DLPC2607 device compatible flash.



### Table 2. SPI Flash Instruction OpCode and Timing Compatibility Requirements

SPI FLASH COMMAND	OPCODE (hex)	ADDRESS BYTES	DUMMY BYTES	MIN CLOCK RATE
Fast READ (single output)	0x0B	3	1	33.3 MHz
All others	Can vary	Can vary	Can vary	33.3 MHz

#### **Table 3. SPI Flash Key Timing Parameter Compatibility Requirements**

	MIN	MAX	UNIT
Minimum chip select high time		300	ns
Minimum output hold time	0		ns
Maximum output valid time		9	ns
Minimum data in setup time		5	ns
Minimum data in hold time		5	ns

The DLPC2607 device does not have any specific page, block, or sector size requirements, except that programming with the I<sup>2</sup>C interface requires the use of page mode programming. However, if the user would like to use a portion of the serial flash for storing external data (such as calibration data) with the I<sup>2</sup>C interface, then the minimum sector size must be considered as it drives minimum erase size. Note that use of serial flash for storing external data may impact the number of features that can be supported.

#### NOTE

The DLPC2607 device does not drive the  $\overline{HOLD}$  (active low hold) or  $\overline{WP}$  (active low write protect) pins on the flash device. Tie these pins to a logic high on the PCB with an external pullup.

The DLPC2607 device supports 1.8 V, 2.5 V, or 3.3 V serial flash devices. Some suggested devices would include the W25Q16DWSSIG or MX25U4035. If a different flash device is used, Table 4 lists the minimum performance specifications necessary.

Table 4. Specifications of Compatible SPI Serial Flash Devices

SPI Flash Timing Parameter	MIN	MAX
Minimum Chip Select High Time		300ns
Minimum Output Hold Time	0ns	
Maximum Output Valid Time		9ns
Minimum Data in Setup Time		5ns
Minimum Data in Hold Time		5ns
Minimum Clock Rate	33.3MHz	

#### 7.4.2 Serial Flash Programming

The flash can be programmed through the DLPC2607 device over I<sup>2</sup>C (for directions, see the *DLPC2607 Software Programmer's Guide*, DLPU013) or by driving the SPI pins of the flash directly while the DLPC2607 device I/O are tri-stated. SPICLK, SPIDOUT, and SPICZ0 I/O can be tri-stated by holding RESET in a logic-low state while power is applied. Note that SPICSZ1 is not tri-stated by this same action.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The DLPC2607 controller supports reliable operation of .3-WVGA, .24-VGA and .2-nHD DMDs and must be always used with the DMD to provide a reliable display solution for various data and video display applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC2607. Applications of interest include accessory projectors, projectors embedded in display devices like notebooks, laptops, tablets, and set top box. Other applications include wearable (near-eye or head mounted) displays, interactive display and low latency gaming display.

### 8.2 Typical Application

Figure 10 shows a typical accessory projector application. For this application, the DLPC2607 device is controlled by a separate control processor (typically a MSP430) and the image data is received from a TVP5151 video decoder device. For this application, the ASIC supports periodic sources only. A common application when using DLPC2607 controller is for creating an accessory Pico projector for a smartphone, tablets or any other display source. The DLPC2607 in the accessory Pico projector typically receives images from a host processor or a multimedia processor.




Figure 10. Typical Standalone Projector System Block Diagram

#### 8.2.1 System Functional Modes

The application system has two functional modes (ON/OFF) controlled by a single pin PROJ\_ON:

When pin PROJ\_ON is set high, the projector automatically powers up and an image is projected from the



## Typical Application (continued)

DMD.

When pin PROJ\_ON is set low, the projector automatically powers down to save power.

## 8.2.2 Design Requirements

#### 8.2.2.1 Reference Clock

The device requires an external reference clock to feed its internal PLL. This reference may be supplied by a crystal or oscillator. For flexibility, the DLPC2607 device accepts either of two reference clock frequencies (see Table 5), but both must have a maximum frequency variation of 200 ppm (including aging, temperature, and trim component variation). When a crystal is used, the configuration requires several discrete components, as shown in Figure 11.

CL = Crystal load capacitance (Farads)
CL1 = 2 x (CL - Cstray\_pll\_refclk\_i)
CL2 = 2 x (CL - Cstray\_pll\_refclk\_o)

#### Where:

Cstray\_pll\_refclk\_i = Sum of package and PCB stray capacitance at the crystal pin associated with the ASIC pin pll\_refclk\_i.

Cstray\_pll\_refclk\_o = Sum of package and PCB stray capacitance at the crystal pin associated with the ASIC pin pll\_refclk\_o.




Figure 11. Recommended Crystal Oscillator Configuration

**Table 5. Crystal Port Characteristics** 

•		
PARAMETER	NOM	UNIT
PLL_REFCLK_I TO GND capacitance	4.5	pF
PLL_REFCLK_O TO GND capacitance	4.5	pF

**Table 6. Recommended Crystal Configuration** 

PARAMETER	RECOMMENDED	UNIT
Crystal circuit configuration	Parallel resonant	
Crystal type	Fundamental (first harmonic)	
Crystal nominal frequency (See TSTPT_6 in the Pin Functions table)	16.667 or 8.333	MHz
Crystal frequency tolerance (including accuracy, temperature, aging, and trim sensitivity)	±200	PPM
Crystal drive level	100 max	μW
Crystal equivalent series resistance (ESR)	80 max	Ω
Crystal load	12	pF
R <sub>S</sub> drive resistor (nominal)	100	Ω
R <sub>FB</sub> feedback resistor (nominal)	1	ΜΩ



### Table 6. Recommended Crystal Configuration (continued)

PARAMETER	RECOMMENDED	UNIT
C <sub>L1</sub> external crystal load capacitor	See Figure 11	pF
C <sub>L2</sub> external crystal load capacitor	See Figure 11	pF
PCB layout	TI recommends a ground isolation ring around the crystal	

If an external oscillator is used, then the oscillator output must drive the PLL\_REFCLK\_I pin on the DLPC2607 ASIC. Leave the PLL\_REFCLK\_O pins unconnected. An oscillator that provides a spread-spectrum clock reduces EMI.

#### NOTE

The DLPC2607 device accepts between 0% to -2% spreading (that is, down spreading only) with a modulation frequency between 20 kHz and 65 kHz and a triangular waveform.

Similar to the crystal option, the oscillator input frequency is limited to 16.667 or 8.333 MHz. To configure the DLPC2607 device to accept the 8.333-MHz reference clock option, an external pullup resistor to VCC18 must be applied to the TSTPT (6) pin. To configure the DLPC2607 device to accept the 16.667-MHz reference clock option, leave the TSTPT (6) pin unconnected.

It is assumed that the external crystal or oscillator stabilizes within 50 ms after stable power is applied.

#### 8.2.2.2 mDDR DRAM Compatibility

The following are the basic SDRAM compatibility requirements for the DLPC2607 SDRAM:

- SDRAM memory type: mDDR
- Size: 128 Mb minimum
- Organization: N x 16-bits wide x 4 banks
- Speed grade t<sub>CK</sub>: 6-ns max
- CAS latency (C<sub>L</sub>), t<sub>RCD</sub>, t<sub>RP</sub> parameters (clocks): 3, 3, 3
- · Burst length options to include: Burst of 4
- Refresh period (full device): ≥64 ms

The following mDDR DRAM devices are recommended for use with the DLPC2607 device:

Table 7. Compatible mDDR DRAM Device Options (1) (2)

DVT <sup>(3)</sup>	VENDOR	PART NUMBER	SIZE (Mb)	ORGANIZATION	SPEED GRADE t <sub>CK</sub> (4) (ns)	C <sub>L</sub> , t <sub>RCD</sub> , t <sub>RP</sub> (Clocks)
No	Elpida	EDK1216CFBJ-60-F (5)	128	8 M × 16	6	(3)
Yes	Elpida	EDD25163HBH-6ELS-F	256	16 M × 16	6	(3)
No	Samsung	K4X56163PL-FGC6 (6)	256	16 M × 16	6	(3)
Yes	Samsung	K4X56163PN-FGC6	256	16 M × 16	6	(3)
Yes	Micron	MT46H16M16LFBF-6IT:H	256	16 M × 16	6	(3)
Yes	Hynix	H5MS2562JFR-J3M	256	16 M × 16	6	(3)

- (1) The DLPC2607 device does not use partial array self-refresh or temperature-compensated self-refresh options.
- (2) These part numbers reflect Pb-free package.
- (3) All these SDRAM devices appear compatible with the DLPC2607 device, but only those marked with 'yes' in the DVT column have been validated on a TI internal reference design board. Those marked with 'no' can be used at the risk of the ODM.
- (4) A 6-ns speed grade corresponds to a 166-MHz mDDR device.
- (5) These devices are EOL and no replacement with the same footprint. Do not use these in new designs.
- (6) The manufacturer has issued an upcoming end of life notice on this device.

#### 8.2.3 Detailed Design Procedure

For connecting together the DLPC2607 controller and the DMD, see the reference design schematic. Follow the layout guidelines to achieve a reliable projector. The DLP system requires an optical module or light engine. An optical OEM that specializes in designing optics for DLP projectors typically supplies the optical engine that has the LED packages and the DMD mounted to it.



### 8.2.3.1 Hot-Plug Usage

The DLPC2607 device provides fail-safe I/O on all host interface signals (signals powered by VCC\_INTF). This protection allows the device to drive these inputs high even when no I/O power is applied.

Under this condition, the DLPC2607 device does not load the input signal, nor draw excessive current that could degrade ASIC reliability. For example, the I<sup>2</sup>C bus from the host to other components would not be affected by powering off VCC\_INTF to the DLPC2607 device. Note that TI recommends weak pullups or pulldowns on signals feeding back to the host to avoid floating inputs.



### 8.2.3.2 Maximum Signal Transition Time

Unless otherwise noted, the maximum recommended 20% to 80% rise and fall time to avoid input buffer oscillation is 10 ns. This applies to all DLPC2607 device input signals.

#### NOTE

The PARK input signal includes an additional small digital filter that ignores any inputbuffer transitions caused by a slower rise and fall time for up to 150 ns.

#### 8.2.3.3 Configuration Control

The primary configuration control mechanism for the DLPC2607 device is the I<sup>2</sup>C interface. See the *DLPC2607 Software Programmer's Guide*, DLPU004, for details on how to configure and control the DLPC2607.

#### 8.2.3.4 White Point Correction Light Sensor

With the addition of a light-to-voltage light sensor (such as a phototransistor) and a voltage comparator circuit, the DLPC2607 device supports automatic white point correction and power control.

#### 8.2.4 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is shown in Figure 12. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs.




Figure 12. Luminance vs Current

As with prior DLP electronics solutions, image data is 100% digital from the DLPC2607 device input port to the image projected on to the display screen. The image stays in digital form and is never converted into an analog signal. The DLPC2607 device processes the digital input image and converts the data into bit-plane format as needed by the DMD. The DMD then reflects light to the screen using binary pulse-width modulation (PWM) for each pixel mirror. The viewer's eyes integrate this light to form brilliant, crisp images.



## 9 Power Supply Recommendations

## 9.1 System Power Considerations

Table 8 provides a summary of the required power delivery requirements for DLPC2607 for various VCC\_FLSH and VCC\_INTF power options.

**Table 8. Configuration Based Power Supply Requirements** 

ASIC POWER RAIL	WER RAIL USAGE NOMINAL VOLTAGE (V)		TOTAL SUPPLY MARGIN <sup>(1)</sup>
VCC_INTF (2)	Video interface I/O	1.8, 2.5, or 3.3	±5%
VCC_FLSH (3)	Flash I/O	1.8, 2.5, or 3.3	±5%
VDD_PLL (4)	Internal PLL	1	±5%
VCC18	mDDR and DMD I/O	1.8	±5%
VDD10	ASIC core	1	±5%

- (1) Total supply margin = DC offset budget + AC noise budget
- (2) VCC\_INTF is independent of all other supplies.
- (3) VCC\_FLSH is independent of all other supplies.
- (4) When possible, TI recommends to use a tighter supply tolerance (±3%) for the power to the PLL in order to improve system noise immunity.

## 9.2 System Power-Up and Power-Down Sequence

Although the DLPC2607 device requires an array of power supply voltages, (that is, VDD, VDD\_PLL, VCC\_18, VCC\_FLSH, and VCC\_INTF), there are no restrictions regarding the relative order of power supply sequencing to avoid damaging the DLPC2607 device. This is true for both power-up and power-down scenarios. Similarly there is no minimum time between powering-up or powering-down the different supplies feeding the DLPC2607 device.

#### NOTE

Often, there are power sequencing requirements for devices that share the supplies with the DLPC2607 device.

From a functional standpoint, there is one specific power-sequencing recommendation to ensure proper operation. In particular, apply all ASIC power and allow it to reach the minimum specified voltage levels before RESET is deasserted to ensure proper power-up initialization is performed. Ensure that all I/O power remains applied as long as 1-V core power is applied and RESET is de-asserted.

#### **NOTE**

When VDD10 core power is applied but I/O power is not applied, additional leakage current may be drawn.



## System Power-Up and Power-Down Sequence (continued)




Figure 13. Power-Up and Power-Down Timing



### 9.3 System Power I/O State Considerations

#### Note that:

- If VCC18 I/O power is applied when VDD10 core power is not applied, then all mDDR (non-fail-safe) and non-mDDR (fail-safe) output signals associated with the VCC18 supply are in a high-impedance state.
- If VCC\_INTF or VCC\_FLSH I/O power is applied when VDD10 core power is not applied, then all output signals associated with these inactive I/O supplies are in a high-impedance state.
- If VDD10 core power is applied but VCC\_INTF or VCC\_FLSH I/O power is not applied, then all output signals associated with these inactive I/O supplies are in a high-impedance state.
- If VDD10 core power is applied but VCC18 I/O power is not applied, then all mDDR (non-fail-safe) and non-mDDR (fail-safe) output signals associated with the VCC18 I/O supply are in a high-impedance state. However, if driven high externally, only the non-mDDR (fail-safe) output signals remain in a high-impedance state, and the mDDR (non fail-safe) signals are shorted to ground through clamping diodes.

## 9.4 Power-Up Initialization Sequence

It is assumed that an external power monitor holds the DLPC2607 device in system reset during power-up. It must do this by driving RESET to a logic low state. It should continue to assert system reset until all ASIC voltages have reached minimum specified voltage levels, PARK is asserted high, and input clocks are stable. During this time, most ASIC outputs are driven to an inactive state and all bidirectional signals are configured as inputs to avoid contention. ASIC outputs that are not driven to an inactive state are tri-stated, which includes DMD\_PWR\_EN, LEDDVR\_ON, LED\_SEL\_0, LED\_SEL\_1, SPICLK, SPIDOUT, and SPICSZO. After power is stable and the PLL\_REFCLK clock input to the DLPC2607 device is stable, then RESET should be deactivated (set to a logic high). The DLPC2607 device then performs a power-up initialization routine that first locks its PLL, followed by loading self configuration data from the external flash. Upon release of RESET, all DLPC2607 device I/Os become active. Immediately following the release of RESET, the GPIO4\_INTF signal is driven high to indicate that the auto-initialization routine is in progress. Upon completion of the auto-initialization routine, the DLPC2607 device drives GPIO4\_INTF low to signal INITIALIZATION DONE (also known as INIT DONE).

### **NOTE**

The host processor can start sending standard I<sup>2</sup>C commands after GPIO4 (INIT\_DONE) goes low, or a 100-ms timer expires in the host processor, whichever is earlier, irrespective of whether the motor is enabled or not. However, before sending any compound I<sup>2</sup>C commands at power-up, the host processor must wait until GPIO4 (INIT\_DONE) goes low, irrespective of whether the motor control function is enabled or not. Due to motor movement, the worst-case time to wait for GPIO4 to go low is when the motor control function is enabled and system dependent; it may take several seconds.



## Power-Up Initialization Sequence (continued)




Figure 14. Initialization Timeline

# 9.5 Power-Good (PARK) Support

The PARK signal operates as an early warning signal that alerts the controller 500 µs before DC supply voltages have dropped below specifications. This allows the controller time to park the DMD, ensuring the integrity of future operation. The reference clock continues to run. RESET remains deactivated for at least 500 µs after PARK has been deactivated (set to a logic low) to allow the park operation to complete.




## 10 Layout

### 10.1 Layout Guidelines

#### 10.1.1 Internal ASIC PLL Power

TI recommends the following guidelines to achieve desired ASIC performance relative to the internal PLL. The DLPC2607 device contains one internal PLL, which has a dedicated analog supply (VDD\_PLL and VSS\_PLL). Isolate VDD\_PLL power and VSS\_PLL ground pins using an RC-filter consisting of two  $50-\Omega$  series ferrites and two shunt capacitors (to widen the spectrum of noise absorption). TI recommends one  $0.1-\mu F$  capacitor and that the other is a  $0.01-\mu F$  capacitor. Place all four components as close to the ASIC as possible; it is especially important to keep the leads of the high-frequency capacitors as short as possible. Note that the user should connect both capacitors across VDD\_PLL and VSS\_PLL on the ASIC side of the ferrites.

The PCB layout is critical to PLL performance. The ground and power domains are analog signals, and should be treated as such to achieve minimum noise. Therefore, VDD\_PLL must be a single trace from the DLPC2607 device to both capacitors, and then through the series ferrites to the power source. Ensure that the power and ground traces are as short as possible, parallel to each other, and as close as possible to each other.





## **Layout Guidelines (continued)**

#### 10.1.2 General Handling Guidelines for Unused CMOS-Type Pins

To avoid potentially damaging current caused by floating CMOS input-only pins, TI recommends to tie unused ASIC input pins through a pullup resistor to their associated power supply or a pulldown to ground. For ASIC inputs with internal pullup or pulldown resistors, it is unnecessary to add an external pullup or pulldown unless specifically recommended.

#### **NOTE**

Internal pullup and pulldown resistors are weak so do not expect them to drive the external line. The DLPC2607 device implements very few internal resistors and these are noted in the pin list.

Never tie unused output-only pins directly to power or ground. These pins can be left open.

When possible, TI recommends that unused bidirectional I/O pins be configured to their output state such that the pin can be left open. If this control is not available and the pins may become an input, then ensure they are pulled-up (or pulled-down) using an appropriate, dedicated resistor.

#### 10.1.3 SPI Signal Routing

The DLPC2607 device is designed to support two SPI slave devices, specifically, a serial flash and the PMD1000. Given this requires routing associated SPI signals to two locations while attempting to operate at 33.3 MHz, ensure that reflections do not compromise signal integrity. TI recommends the following:

- Split the SPICLK PCB signal trace from the DLPC2607 source to each slave device into separate routes as close to the DLPC2607 device as possible. Make the SPICLK trace length to each device equal in total length.
- Split the SPIDOUT PCB signal trace from the DLPC2607 source to each slave device into separate routes as close to the DLPC2607 device as possible. Make the SPIDOUT trace length to each device equal in total length (that is, use the same strategy as SPICLK).
- Make the SPIDIN PCB signal trace from each slave device to the point where they intersect on the return to the DLPC2607 device equal in length and as short as possible. Make sure they share a common trace back to the DLPC2607 device.
- SPICSZ0 and SPICSZ1 do not require special treatment because they are dedicated signals which drive only
  one device.

### 10.1.4 mDDR Memory and DMD Interface Considerations

High-speed interface waveform quality and timing on the DLPC2607 ASIC (that is, the mDDR memory I/F and the DMD interface) depend on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

As an example, the DMD interface system timing margin can be calculated as follows:

 $Setup\ margin = (DLPC2607\ output\ setup) - (DMD\ input\ setup) - (PCB\ routing\ mismatch) - (PCB\ SI\ degradation) \qquad (1)$   $Hold-time\ margin = (DLPC2607\ output\ hold) - (DMD\ input\ hold) - (PCB\ routing\ mismatch) - (PCB\ SI\ degradation)$ 

 PCB SI degradation is signal integrity degradation due to PCB effects. This includes things such as simultaneously switching output (SSO) noise, crosstalk, and inter-symbol interference (ISI) noise.

The DLPC2607 device I/O timing parameters, as well as mDDR and DMD I/O timing parameters, can be found in their corresponding data sheets. Similarly, PCB routing mismatch can be easily budgeted and met by controlled PCB routing. However, PCB SI degradation is not so straight forward.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the following PCB design guidelines are provided as a reference of an interconnect system that satisfies both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB SI degradation). Make sure to confirm any variation from these recommendations with PCB signal integrity analysis or lab measurements.

where



## **Layout Guidelines (continued)**

### 10.1.5 PCB Design

- · Configuration: Asymmetric dual stripline
- Etch thickness (T): 0.5 oz copper
- Single-ended signal impedance: 50  $\Omega$  (±10%)
- Single-ended signal impedance: 100-Ω differential (±10%)
- Reference plane 1 is assumed to be a ground plane for proper return path.
- Reference plane 2 is assumed to be the I/O power plane or ground.
- Dielectric FR4, (Er): 4.2 (nominal)
- Signal trace distance to reference plane 1 (H1): 5 mil (nominal)
- Signal trace distance to reference plane 2 (H2): 34.2 mil (nominal)




Figure 16. PCB Stacking Geometries



## **Layout Guidelines (continued)**

### 10.1.6 General PCB Routing (Applies to All Corresponding PCB Signals)

Table 9. PCB Line and Spacing Recommendations (1) (2) (3)

PARAMETER	APPLICATION	SINGLE-ENDED SIGNALS	DIFFERENTIAL PAIRS	UNIT			
	Escape routing in ball field	3 (0.762)	3 (0.762)	mil (mm)			
Line width (AA)	PCB etch – Outer layer data or control	7.25 (0.184)	4.5 (0.114)	mil (mm)			
Line width (W)	PCB etch - Inner layer data or control	4.5 (0.114)	4.5 (0.114)	mil (mm)			
	PCB etch clocks	4.5 (0.114)	4.5 (0.114)	mil (mm)			
	PCB etch data or control	N/A	7.75 [1] (0.305)	mil (mm)			
Differential signal pair spacing (S)	PCB etch clocks	N/A	7.75 [1] (0.305)	mil (mm)			
	Escape routing in ball field	3 (0.762)	3 (0.762)	mil (mm)			
Minimum line spacing to other signals	PCB etch – Outer layer data or control	7.25 (0.184)	4.5 (0.114)	mil (mm)			
(S)	PCB etch - Inner layer data or control	4.5 (0.114)	4.5 (0.114)	mil (mm)			
	PCB etch clocks	11 (0.279)	11 (0.279)	mil (mm)			
Maximum differential pair P-to-N length mismatch	Total clock	N/A	25 (0.635)	mil (mm)			

<sup>(1)</sup> Spacing may vary to maintain differential impedance requirements.

These PCB design guidelines are purposefully conservative to minimize potential signal integrity issues. Given this device is targeted for low-cost, handheld application, there is a need to be more aggressive with these best practices. TI highly recommends to perform a full-board-level signal integrity analysis, if these guidelines cannot be followed. The DLPC2607 IBIS models are available for such analysis.

### 10.1.7 Maximum, Pin-to-Pin, PCB Interconnects Etch Lengths

Table 10. Max Pin-to-Pin PCB Interconnect Recommendations (1) (2)

	SIGNAL INTERCONNECT TOPOLOGY			
BUS	SINGLE BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT	
DMD				
DMD_D(14:0), DMD_DCLK, DMD_TRC, DMD_SCTRL, DMD_LOADB, DMD_OEZ DMD_DAD_STRB, DMD_DAD_BUS, DMD_SAC_CLK and DMD_SAC_BUS	4 max (101.5 max)	3.5 max (88.91 max)	inch (mm)	
mDDR				
MEM0_DQ(15:8), MEM0_UDM and MEM0_UDQS	1.5 max 38.1 max	NA	inch (mm)	
mDDR				
MEM0_DQ(7:0), MEM0_LDM and MEM0_LDQS	1.5 max (38.1 max)	NA	inch (mm)	
mDDR		· · · · · · · · · · · · · · · · · · ·	•	

<sup>(1)</sup> Max signal routing length includes escape routing.

<sup>(2)</sup> The DLPC2607 device only includes one differential signal pair – MEM0\_CK\_P and MEM0\_CK\_N.

<sup>(3)</sup> These values are merely recommendations to achieve good signal integrity. The OEM is free to apply their own rules as long as they maintain good signal integrity.

<sup>(2)</sup> Multi-board DMD routing length is more restricted due to the impact of the connector.



# Table 10. Max Pin-to-Pin PCB Interconnect Recommendations<sup>()</sup> (continued)

	SIGNAL INTERCONNECT TOPOLOGY			
BUS	SINGLE BOARD SIGNAL ROUTING LENGTH	AL MULTI-BOARD SIGNAL ROUTING LENGTH		
MEM0_CK_P, MEM0_CK_N, MEM0_A(12:0), MEM0_BA(1:0), MEM0_CKE, MEM0_CSZ, MEM0_RASZ, MEM0_CASZ and MEM0_WEZ	2.5 max (63.5 max)	N/A	inch (mm)	

#### 10.1.8 I/F Specific PCB Routing

Table 11. High-Speed PCB Signal Routing Matching Requirements<sup>(1)</sup> (2) (3)

SIGNAL INTERCONNECT TOPOLOGY							
IF	SINGLE GROUP	REFERENCE SIGNAL	MAX MISMATCH	UNIT			
DMD	DMD_D(14:0), DMD_TRC, DMD_SCTRL, DMD_LOADB, DMD_OEZ	DMD_DCLK	±500 (±12.7)	mil (mm)			
	DMD_DAD_STRB, DMD_DAD_BUS	DMD_DCLK	±750 (±19.05)	mil (mm)			
	DMD_SAC_BUS	DMD_SAC_CLK	±750 (±19.05)	mil (mm)			
	DMD_SAC_CLK	DMD_DCLK	±500 (±12.7)	mil (mm)			
mDDR:	MEM0_CLK_P	MEM0_CLK_N	±150 (±3.81)	mil (mm)			
	Read/ Write Data Lower Byte: MEM0_LDM and MEM0_DQ(7:0) 38.1 max	MEM0_LDQS	±300 (±7.62)	mil (mm)			
	Read/ Write Data Upper Byte: MEM0_UDM and MEM0_DQ(15:8)	MEM0_UDQS	±300 (±7.62)	mil (mm)			
	Address and control: MEM0_A(12:0), MEM0_BA(1:0), MEM0_RASZ , MEM0_CASZ, MEM0_WEZ, MEM0_CSZ, MEM0_CKE	MEMO_CLK_P/ MEMO_CLK_N	±1000 (±25.4)	mil (mm)			
	Data strobes: MEM0_LDQS and MEM0_UDQS	MEM0_CLK_P/ MEM0_CLK_N	±300 (±7.62)	mil (mm)			

<sup>(1)</sup> These values apply to PCB routing only. They do not include any internal package routing mismatch associated with the DLPC2607 device, DMD, or mDDR memory.

### 10.1.9 Number of Layer Changes

- Single-ended signals: Minimize the number of layer changes.
- Differential signals: Individual differential pairs can be routed on different layers, but the signals of a given pair must not change layers.

#### 10.1.10 Stubs

Avoid stubs.

<sup>(2)</sup> DMD data and control lines are DDR, whereas DMD\_SAC and DMD\_DAD lines are single data rate. Matching the DDR lines is more critical and takes precedence over matching single data rate lines.

<sup>(3)</sup> mDDR data, mask, and strobe lines are DDR, whereas address and control are single data rate. Matching the DDR lines is more critical and takes precedence over matching single data rate lines.



### 10.1.11 Termination Requirements:

DMD I/F Terminate all DMD I/F signals, with the exception of DMD OEZ (specifically

DMD D(14:0), DMD DCLK, DMD TRC, DMD SCTRL, DMD LOADB,

DMD\_DAD\_STRB, DMD\_DAD\_BUS, DMD\_SAC\_CLK, and DMD\_SAC\_BUS), at the source with a 10- to  $30-\Omega$  series resistor. TI recommends a  $30-\Omega$  series resistor for most applications because this minimizes overshoot, undershoot, and reduces EMI; however, for systems that must operate below -20°C, it may be necessary to reduce this series resistance to avoid narrowing the data eye too much under worse-case PVT conditions.

TI recommends IBIS simulations for this worse-case scenario.

mDDR memory I/F

mDDR differential

clock

Terminate each line, specifically MEM0 CK(P:N), at the source with a  $30-\Omega$  series resistor. Terminate the pair with an external  $100-\Omega$  differential termination across the two signals as close to the DRAM as possible. (It may be possible to use a 200- $\Omega$  differential termination at the DRAM to save power while still providing sufficient signal integrity, but this has not been validated.)

mDDR data, strobe, and mask

Terminate MEM0\_DQ(15:0), MEM0\_LDM, MEM0\_UDM, MEM0\_LDQS, and

MEM0 UDQS with a 30- $\Omega$  series resistor located midway between the two devices.

mDDR address and

control

Terminate MEM0 A(12:0), MEM0 BA(1:0), MEM0 CKE, MEM0 CSZ, MEM0 RASZ,

MEM0 CASZ, and MEM0 WEZ at the source with a 30- $\Omega$  series resistor.

For applications where the routed distance of the mDDR or DMD signal can be maintained to a length of less than 0.75 inches, this signal is short enough not be considered a transmission line and does not need a series terminating resistor.



# 10.2 Layout Example




Figure 17. PCB Layout Example



## 11 器件和文档支持


### 11.1 器件支持

### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.1.2 器件命名规则

### 11.1.2.1 器件标记



## 标记定义:

1. DLP 器件名称

SC: 焊球成分

e1:表示含有 SnAgCu 的无铅焊球

G8: 表示含有锡-银-铜 (SnAgCu) 的无铅焊球,其中银含量 ≤1.5% 且模压混合物符合 TI 的"绿色环保"定义

2. TI 器件型号

**AB**(1 或 2 位字母数字)="**A**"对应于 TI 器件零件编号。"**B**"是为不合格器件标记保留的。所有不合格器件(包括原型和偏差批次样片)均在"**B**"标记(紧随 TI 器件型号之后)位置用"**X**"字母标记。合格器件的"**B**"标记位置留

3. LLLLLLL.ZZ 半导体晶圆的铸造批次代码以及无铅焊锡球标记

LLLLLLL: 制造批次代码

ZZ: 分批编号

4. SSSSYYWWQQ: 封装和组装信息

SSSSS: 制造基地

YYWW: 日期代码 (YY = 年 :: WW = 周)

QQ: 合格等级选项 - 工程样片在该字段中以 ES 后缀标记。

例如, KOREA0914ES 是于 2009 的第 14 个周在韩国构建的工程样片。



## 11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 商标

供电, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



# 12.1 封装选项附录

#### 12.1.1 封装信息

www.ti.com.cn

可订购器件	状态 (1)	封装类型	封装图纸	引脚	封装数量	环保计划 (2)	铅/焊球涂层	MSL 峰值温度 <sup>(3)</sup>	工作温度 (°C)	器件标记 <sup>(4)(5)</sup>
DLPC2607ZVB	ACTIVE	NFBGA	ZVB	176	260	待定	致电 TI	Level-3-260C-168 HRS	-30 至 85	

(1) 销售状态值定义如下:

正在供货:建议用于新设计的产品器件。

限期购买: TI 已宣布器件停产, 但购买期限仍有效。

NRND: 不推荐用于新设计。为支持现有客户,器件尚在正常生产,但 TI 不建议在新设计中使用此器件。

PRE\_PROD: 未发布的器件,尚未进行生产,未向大众市场供货,也未在网络上供应,未提供样片。

**预览:** 器件已发布,但尚未生产。可能提供样片,也可能未提供样片。

停产: TI 已停止生产该器件。

(2) 环保计划 - 规划的环保分类包括:无铅 (RoHS),无铅 (RoHS 豁免)或绿色 (RoHS,无锑/溴) - 欲了解最新供货信息及更多产品内容详情,请访问 http://www.ti.com.cn/productcontent。 特定:无铅/绿色转换计划尚未确定。

无铅 (RoHS): TI 所说的"无铅"是指符合针对所有 6 种物质的现行 RoHS 要求的半导体产品,包括要求铅的重量不超过均质材料总重量的 0.1%。因在设计时就考虑到了高温焊接要求,因此 TI 的无铅产品适用于指定的无铅作业。

无铅(RoHS 豁免): 该组件在以下两种情况下具有 RoHS 豁免权: 1) 芯片和封装之间使用铅基倒装芯片焊接凸点; 2) 芯片和引线框架之间使用铅基芯片粘合剂。否则,组件被归为上面定义的无铅(符合 RoHS)。

绿色(RoHS, 无锑/溴): TI 定义的"绿色"表示无铅(符合 RoHS)以及无溴(Br)和锑(Sb)系阻燃剂(溴或锑的重量不超过均质材料总重量的 0.1%)。


- (3) MSL, 峰值温度-- 湿敏等级额定值(符合 JEDEC 工业标准分类)和峰值焊接温度。
- (4) 器件上可能还有与徽标、批次跟踪代码或环境分类相关的标记。
- (5) 括号内将包含多个器件标志。不过,器件上仅显示括号中以"~"隔开的其中一个器件标志。如果某一行缩进,说明该行续接上一行,这两行合在一起表示该器件的完整器件标志。

重要信息和免责声明:本页面上提供的信息代表 TI 在提供该信息之日的认知和观点。TI 的认知和观点基于第三方提供的信息,TI 不对此类信息的正确性做任何解释或保证。TI 正在致力于更好地整合第三方信息。TI 已经并将继续采取合理的措施来提供有代表性且准确的信息,但是可能并未对引入的原料和化学制品进行破坏性测试或化学分析。TI 和 TI 供应商认为某些信息属于专有信息,因此可能不会公布其 CAS 编号及其他受限制的信息。

在任何情况下,TI对由此类信息产生的责任决不超过本文档中TI每年销售给客户的相关TI部件的总购买价。



PLASTIC BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司