



#### 1 Startup

The photo below shows the output voltage startup waveform after the application of 12V in. The 50V output was loaded to 0A. (10V/DIV, 20mS/DIV)



The photo below shows the output voltage startup waveform after the application of 12V in. The 50V output was loaded to 1A. (10V/DIV, 20mS/DIV)




# PMP11484 REVB Test Results



# 2 Efficiency


The boost converter efficiency is shown below for Vin = 12V and Vout = 50V.






# 3 Output Ripple Voltage

The 50V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 1A. The input voltage is set to 5V. (200mV/DIV, 5uS/DIV)




The 50V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 1A. The input voltage is set to 12V. (100mV/DIV, 5uS/DIV)






#### 4 Load Transients

The photo below shows the 50V output voltage (ac coupled) when the load current is stepped between 0A and 1A. Vin = 12V. (500mV/DIV, 500mA/DIV, 20mS/DIV)




The photo below shows the 50V output voltage (ac coupled) when the load current is stepped between 0.5A and 1A. Vin = 12V. (200mV/DIV, 500mA/DIV, 20mS/DIV)






### 5 Switch Node Waveforms

The photo below shows the FET switching voltage (TP2) for an input voltage of 5V and a 1A load. (10V/DIV, 2uS/DIV)




The photo below shows the FET switching voltage (TP2) for an input voltage of 12V and a 1A load. (10V/DIV, 2uS/DIV)




## PMP11484 REVB Test Results



The photo below shows the FET switching voltage (TP2) for an input voltage of 40V and a 1A load. (10V/DIV, 2uS/DIV)




The photo below shows the FET switching voltage (TP2) for an input voltage of 5V and a 0A load. (10V/DIV, 2uS/DIV)




# PMP11484 REVB Test Results



The photo below shows the FET switching voltage (TP2) for an input voltage of 12V and a 0A load. (10V/DIV, 2uS/DIV)




The photo below shows the FET switching voltage (TP2) for an input voltage of 40V and a 0A load. (10V/DIV, 10uS/DIV)






## 6 Loop Gain

The plot below shows the loop gain for various input voltages and the output set to 1A.



The plot below shows the loop gain at 5V input and the output set to 1A. A 1200uF/63V aluminum capacitor added to the input to reduce the cabling source impedance.

Loop Gain (Vin = 5V) BW: 519Hz PM: 64 degrees





## 7 Photo

The photo below shows the PMP11484 REVB assy.





# 8 Thermal Image

A thermal image is shown below operating at 12V input and 50V@1A output (room temp, no airflow).



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated