Technical Article How to Estimate the Phase Noise of a PLL with Basic Datasheet Specifications



Simon Damphousse

If you're like me, you may find some specifications in a typical datasheet hard to read because they include an implied convention with which you aren't familiar. One such specification for many RF system engineers is phase noise in a phase-locked loop (PLL). Phase noise performance can make all the difference in meeting your system requirements when your signal source is used as a local oscillator (LO) or as a high speed clock. Extracting this specification in a data sheet can seem like a project in itself at first. Let me explain how to read the phase noise specifications of a PLL to help you make a first cut assessment of the attainable performance for your radio or high-speed application.

Remember that a PLL is a control loop and such a system has a frequency response. Noise generated in the reference path is subject to the loop's low-pass frequency response to the output of the system, while noise generated in the voltage-controlled oscillator (VCO) path is subject to the loop's high-pass frequency response to the output of the system. See Figure 1.




Figure 1. Two Modeled Noise Sources (Green and Blue) in a Phase-locked Loop and Their Frequency Response to System Output

Noise generated by the PLL inside the loop bandwidth (the low-pass frequency response) is divided into two components – flicker noise and flat noise – while noise outside the loop bandwidth (the high-pass frequency response) is typically described by the open-loop VCO performance in the data sheet.

These specifications together impact total phase noise when inserted in the loop dynamic. Figure 2 shows how the three noise specifications define total phase noise for an approximate selected loop bandwidth. Notice how the total phase noise is tracking the VCO above the loop bandwidth and tracking the PLL below the loop bandwidth.

1






Figure 2. Estimated Phase Noise Plot of the LMX2592 for a 6-GHz Output with a 100-MHz Phase Detector Frequency Using (1) Flicker Noise, (2) Flat Noise and (3) VCO Open-loop Data for a ~100-kHz Loop Bandwidth.

Let's briefly review the three specifications:

1) Flicker Noise

(the red line in Figure 2) is a characteristic of the phase-locked loop and impacts phase noise at lower offsets. This noise changes at a rate of 10 dB per decade with respect to the offset frequency. TI specifies that noise and normalizes it for a 1-GHz carrier at a 10-kHz offset. Equation Figure 3 de- normalizes flicker noise as:

$$PLL_Flicker = PN10kHz - 10 \times log(Offset/10kHz) + 20 \times log(F_{vco}/1GHz)$$
(1)

Figure 3. (1)

where F_{vco} is the frequency of the VCO.

Flicker noise is in general independent of the phase-detector frequency and depends on the output carrier frequency only. Hence, doubling the output frequency will increase the noise by 6 dB.

2) Flat Noise

2

(the green line in Figure 2) is also called the figure of merit of the phase-locked loop and is normalized for comparison purposes. The unit of the figure of merit is in decibel compared to the output signal in a 1-Hz bandwidth [dBc/Hz] at a carrier of 1 Hz. There is no frequency offset specified, as this is a flat noise. Equation Figure 4 denormalizes flat noise as:

$$PLL_Flat = PN1Hz + 20 \times log(N) + 10 \times log(F_{pd}/1Hz)$$
(2)

Figure 3. (2)

where N is the divider of the feedback (see Figure 1) and F_{pd} is the running frequency of the phase detector.

This specification will impact the phase noise at middle offset frequencies. As you can see from Equation Figure 4, the higher phase-detector frequency provides better phase noise inside the loop by 3dB each time the phase-detector frequency doubles.

How to Estimate the Phase Noise of a PLL with Basic Datasheet Specifications



3) Open-loop VCO Phase Noise

(the black line in Figure 2) typically follows a 20 dB per decade relationship with offset frequency; however closer to the carrier it changes to 30 dB per decade. Noise is flat, typically passed 15 or 20-MHz offset frequency, and is called the noise floor of the source. The noise from the VCO in the phase-locked loop goes into a high-pass frequency response. Finally, the phase noise typically scales with the output frequency so that half the frequency will improve the phase noise by 6 dB.

You can now get the approximate phase noise of your PLL at different offset frequency and output frequencies. You need to get from the datasheet the flicker noise, the flat noise and the open loop VCO phase noise. You then denormalize these specifications with Equation Figure 3 and Figure 4 and you can approximate the closed loop response by assuming a very sharp loop filter as a first approximation as shown in Figure 2.

Estimating PLL phase noise seems challenging at first, but extracting the needed specifications in the data sheet and using the formulas outlined here will help you to select the best PLL to meet your system requirements. For an accurate simulation, we also offers two tools to calculate the phase noise of your PLL: WEBENCH® Clock Architect and PLLatinum[™] Sim. You can learn about the LMX2592 and TI's other RF PLLs and synthesizers as well as explores these tools on this page.

Additional Resources

- Explore the datasheets of the new wideband RF PLLs with integrated VCO: LMX2592 and LMX2582.
- Read other Analog technical articles about designing with PLLs.

3

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated