How to Select the Right Power Solution for Your FPGA or PMIC



George Lakkas

Given their high performance and integration capabilities, several data center and industrial applications use Xilinx® Ultrascale™ and Ultrascale+ field-programmable gate arrays (FPGAs), including enterprise switches, server FPGA accelerator cards, test and measurement, and space and defense.

Knowing the Xilinx FPGA power specifications for a particular Ultrascale+ FPGA family – Zynq multiprocessor system-on-chip (MPSoC), Virtex, Kintex – requires downloading and using the Xilinx Power Estimator (XPE), as shown in Figure 1.



Xilinx Power Estimator (XPE) - 2017.2 Kintex® UltraScale+™, Virtex® UltraScale+, Zynq® UltraScale+



Figure 1. XPE Tool Header

Once on the XPE site, you'll select the settings that correspond to your device family (Zynq Ultrascale+, for example), device part number (such as the XCZU9EG), speed grade, temperature grade and environment (including board size and layers). You'll then complete the power profile by selecting the clock, logic, input/output (I/O), RAM, digital signal processor (DSP) and transceiver options.


TI has done the pre-work and created a spreadsheet with all Xilinx Ultrascale+ Family variants, their corresponding part numbers, rail names, loading options (choices of clock/logic/I/O, RAM, DSP and transceiver) and voltage and current specifications, as shown in Figure 2.

| XCVU9P | | XCVU11P | | XCVU13P | |
|-----------------------|---------------|-----------------------|---------------|-----------------------|---------------|
| V _{CCINT} | low (14.779A | V _{CCINT} | low (16.447A) | V _{CCINT} | low (22.728A) |
| Output Voltage: 0.720 | med (28.801/ | Output Voltage: 0.720 | med (32.320A | Output Voltage: 0.720 | med (46.871A |
| Max Load: 49.389A | high (49.389A | Max Load: 56.643A | high (56.643A | Max Load: 91.441A | high (91.441A |
| V _{CCINT_IO} | low (0.419A) | V _{CCINT} IO | low (0.245A) | V _{CCINT_IO} | low (0.296A) |
| Output Voltage: 0.850 | med (0.460A) | Output Voltage: 0.850 | med (0.266A) | Output Voltage: 0.850 | med (0.358A) |
| Max Load: 0.569A | high (0.569A) | Max Load: 0.328A | high (0.328A) | Max Load: 0.562A | high (0.562A) |
| VCCBRAM | low (0.082A) | VCCBRAM | low (0.079A) | VCCBRAM | low (0.118A) |
| Output Voltage: 0.850 | med (0.155A) | Output Voltage: 0.850 | med (0.153A) | Output Voltage: 0.850 | med (0.248A) |
| Max Load: 0.281A | high (0.281A) | Max Load: 0.289A | high (0.289A) | Max Load: 0.544A | high (0.544A) |
| VCCAUX | low (0.714A) | VCCAUX | low (0.725A) | VCCAUX | low (0.932A) |
| Output Voltage: 1.800 | med (0.727A) | Output Voltage: 1.800 | med (0.754A) | Output Voltage: 1.800 | med (1.187A) |
| Max Load: 0.924A | high (0.924A) | Max Load: 1.099A | high (1.099A) | Max Load: 2.557A | high (2.557A) |
| VCCAUX_IO | low (0.279A) | VCCAUX_IO | low (0.172A) | VCCAUX_IO | low (0.198A) |
| Output Voltage: 1.800 | med (0.279A) | Output Voltage: 1.800 | med (0.172A) | Output Voltage: 1.800 | med (0.199A) |
| Max Load: 0.280A | high (0.280A) | Max Load: 0.173A | high (0.173A) | Max Load: 0.200A | high (0.200A) |
| V _{CCO} 1.5V | low (0.335A) | V _{CCO} 1.5V | low (0.335A) | V _{CCO} 1.5V | low (0.335A) |
| Output Voltage: 1.500 | med (0.335A) | Output Voltage: 1.500 | med (0.335A) | Output Voltage: 1.500 | med (0.335A) |
| Max Load:0.335A | high (0.335A) | Max Load:0.335A | high (0.335A) | Max Load:0.335A | high (0.335A) |
| VCCADC | low (0.024A) | VCCADC | low (0.024A) | VCCADC | low (0.032A) |
| Output Voltage: 1.800 | med (0.024A) | Output Voltage: 1.800 | med (0.024A) | Output Voltage: 1.800 | med (0.032A) |
| Max Load: 0.024A | high (0.024A) | Max Load: 0.024A | high (0.024A) | Max Load: 0.032A | high (0.032A) |

Figure 2. Xilinx Ultrascale+ Device Number Power Specs



These detailed power specifications for every Xilinx Ultrascale+ FPGA family, device number and loading type (low/medium/high) will soon be represented in Tl's Xilinx FPGA power selection portal, as shown in Figure 3. Xilinx Ultrascale FPGAs and Tl's power solutions are already represented in this portal.



Output Voltage: 0.95V VCCINT TPS53667 180A (High) ▼ Load Current: VCCIO#5 VCCIO#6 Power Supply: #2 VCCIO#7 Output Voltage: 1V VCCIO#1 TPS82150 TPS562200 VCCIO#2 Load Current: 0.71A (High) ▼ VCCIO#3 VCCIO#4 Power Supply: #3 Output Voltage: 0.95V VCCINT IO TPS82150 TPS561208 0.47A (High) ▼ Load Current: TPS650864

Figure 3. TI's Xilinx FPGA Power Solution Selection Portal

As you can see in Figure 3, depending on the loading (low, medium, high), the power solution may vary to optimize the performance/efficiency/density/cost of the specific design.Based on TI's summary of the XPE power requirements of Ultrascale+ FPGA families and the solution recommendation on TI's Xilinx power solution selection portal, you may be able to get a head start on your board design with a corresponding reference design in the TI Designs reference designs library. For example, for the Virtex Ultrascale XCVU065 medium-loading VCCINT rail 120A requirement, TI's FPGA power solution selection portal recommends the TPS53647 DCAP+™ control mode buck controller with PMBus.Figure 4 shows a 1V/120A four-phase buck from the High Efficiency, Power Density 1V/120A/30A/30A (4+1+1) with PMBus Reference Design that you can use for this requirement.






Figure 4. High Efficiency, Power Density 1V/120A/30A/30A (4+1+1) with PMBus Reference Design A noteworthy feature of Tl's FPGA power solution selection portal is that hovering over the Tl device number also gives you a quick overview of the specific WEBENCH® Designer results for that Xilinx FPGA (as shown in Figure 5), making it easy for you to make a first-level decision.




Figure 5. Quick Look at the Xilinx Virtex Ultrascale XCVU065 12V Input, VCCINT Rail, High-loading (200A) WEBENCH Designer Results

You can find and download the various Xilinx FPGA designs on the TI reference designs selection page. Type Ultrascale or Ultrascale+ in the Keyword box, get the results, and then filter for your particular FPGA or type of solution (power-management integrated circuit [PMIC], discrete buck converter/controller, multiphase buck or module), as shown in Figure 6.

TI Home > TI reference designs search >

Search TI reference designs

Find reference designs leveraging the best in TI technology to solve your system-level challenges




Figure 6. Finding Xilinx Ultrascale/Ultrascale+ FPGA Reference Designs on the TI Reference Designs Selection Page

You can also click the Search power designs by parameters tab and check the FPGA box. This will give you all of the available FPGA reference designs in tabular form, as shown in Figure 7, which you can filter for the Xilinx Ultrascale/Ultrascale+ reference design that you need.




Figure 7. Finding Xilinx Ultrascale/Ultrascale+ FPGA Reference Designs on the TI Reference Designs
Selection Page by Using the FPGA Filter

If you are designing with Xilinx Ultrascale/Ultrascale+ FPGAs and don't know where to start, TI has made it easy to select the power solution, find the optimal reference design from the TI Designs reference design library, and get ahead of the competition with our easy-to-use power selection and design tools.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated