Technical Article ESD Fundamentals, Part 4: ESD Capacitance



Matthew Xiong

In the third installment of this series, I explored the importance of the clamping voltage of an electrostatic discharge (ESD) protection diode.

Although the main goal of an ESD diode is to protect a system during an ESD event, it has another equally important purpose to fulfill during normal operation: do absolutely nothing. While "doing nothing" may seem like an easy task, the presence of an ESD diode adds parasitic capacitance to the system. During an ESD event, the diode will break down and steer the damaging current to ground. When the diode is conducting, it can be modeled as an offset voltage V_{BR} (breakdown voltage) in series with a dynamic resistance (R_{DYN}). During normal operation, the diode is reverse-biased while data (or power) transmits through the trace. As a result, the diode's depletion region stores electric charge, effectively becoming a capacitor with capacitance value C_L (Figure 1).



Figure 1. During an ESD Event, the ESD Diode Breaks Down at Voltage v_{BR} And Has a Resistance of R_{DYN} (Left); During Normal Operation, Signals Pass to the System and the ESD Diode Acts as a Capacitor with Capacitance Value C_L (Right)

If you don't properly account for C_L , the diode will degrade the signal integrity of data passing through. For high-speed signals such as USB 3.0, USB 3.1 and High Definition Multimedia Interface (HDMI) 2.0, passing the eye-diagram mask test is required in order to achieve compliance with the interface standard. However, increased trace capacitance will increase signal rise and fall times and "shut" the eye. This could potentially push the entire system out of compliance (Figure 2).

1





Figure 2. A Compliant USB 3.1 Gen 2 Eye Diagram (Top); a Noncompliant USB 3.1 Gen 2 Eye Diagram Caused by High Capacitance (Bottom)

Designers usually have a capacitance budget to ensure that the entire system stays within compliance – there is no blanket maximum ESD capacitance requirement applicable to every design. For example, if the traces of system A are shorter than that of system B, system A will have more leftover capacitance to allocate toward ESD protection. Therefore, the ESD diodes of system A can have a higher capacitance and still be compliant to the standard. While the exact maximum ESD capacitance value will vary from system to system, Table 1 lists general capacitance and device recommendations for several popular high-speed interfaces.

Interface	ESD capacitance suggestion (CL)	TI recommended device
General-purpose input/output (GPIO)	<30pF	TPD1E10B06
Push-button	<30pF	TPD1E10B06
Audio	<10pF	TPD1E10B09
USB 2.0	<4pF	TPD1E05U06
USB 3.2 Gen 1	<0.5pF	TPD4E05U06
USB 3.2 Gen 2	<0.3pF	ESD122
HDMI 1.4	<0.7pF	TPD4E05U06
HDMI 2.0	<0.5pF	TPD4E02B04



Interface	ESD capacitance suggestion (CL)	TI recommended device
Ethernet	<4pF	TPD4E1U06
Antenna	<0.2pF	TPD1E01B04
CAN	<6pF	ESD2CAN24-Q1
USB Type-C	<0.2pF	TPD1E0B04
SerDes	<0.3pF	TPD1E01B04-Q1

In the fifth part of our article series, "ESD fundamentals, part 5: reverse working voltage, breakdown voltage and polarity configuration," we wrap up the ESD fundamentals series by covering the importance of reverse working voltage, breakdown voltage and ESD polarity configuration. Thanks for reading and feel free to leave a comment below!

Additional Resources

- View all articles in the ESD Fundamentals technical article series.
- Read these application reports:
 - "Capacitance Requirements for High-Speed Signals."
 - "Picking ESD Diodes for Ultra High-Speed Data Lines."

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated