


# How to Create a Programmable Output Inverting Buck-Boost Regulator



Akshay Mehta

Oct 17, 2018

There are multiple applications, particularly in the test and measurement sector, where you need an external source or digital-to-analog converter (DAC) to program the output voltage of an inverting buck-boost regulator. To do that on a regular buck topology is fairly straightforward: all you have to do is inject current into the feedback node, using a voltage source with a series resistor, a current source or even a DAC, as shown in Figure 1.



**Figure 1. Programmable voltage with a buck topology.**

But when you have to change the voltage of a regulator operating in the buck-boost topology, things start to get a little tricky.

You can configure a buck regulator in the buck-boost topology simply by reversing the ground and VOUT potentials and having the reference of the integrated circuit (IC) now be at the -VOUT potential. This means that the ground pin of the regulator IC is at -VOUT. The FB pin of the regulator is sitting over the -VOUT potential and not the ground potential, and this makes injecting current into the FB pin a tad difficult. To inject current into the FB pin in an inverting buck-boost topology, you'll need to level-shift the signal from the voltage source/DAC. So in this article, I'll show you a few different approaches how.

Let's use the LMZM33606 from Texas Instruments as an example throughout. The LMZM33606 is a buck power module rated for 36V at the input and can supply a max load of 6A. Figure 2 shows how to set up the LMZM33606 as an inverting buck-boost regulator.




Figure 2. Inverting buck-boost with the LMZM33606.

### Approach No. 1: Level Shifter with a Single PNP

Using the LMZM33606 in these buck-boost applications, it's possible to demonstrate a programmable output voltage range of -15V to -5V. With the current-source approach, you can reduce the output of the regulator in absolute magnitude. This means that you can set the feedback divider resistors such that the default output of the design is -15V. When adding an external current source, you can then program the output of the regulator to -5V. For the default of -15V, calculate the upper and lower feedback values as:

- $R_{FBT} = 100k\Omega$ .
- $R_{FBB} = 7.42k\Omega$ .

The simplest way to level shift a ground-referenced signal to inject current into the FB pin is to use a single p-channel n-channel p-channel (PNP)-type bipolar junction transistor (BJT). Figure 3 shows how a single PNP can be used as a level shifter.




Figure 3. Implementation using a single PNP.

The PNP Q1 has its base grounded and the emitter connects to the DAC/voltage source through a resistor. When the voltage source level increases above the base to emitter voltage ( $V_{BE}$ ) drop of the PNP, there will be current flow governed by Equation 1:

$$I_X = \frac{V_X - V_{BE}}{R_{ext}} \quad (1)$$

$R_{ext}$  is set at 50k $\Omega$ . Applying Kirchhoff's current law at the FB node, you can calculate this current  $I_X$  with Equation 2:

$$I_X = \frac{V_{FB} * (R_{FBT} + R_{FBB})}{R_{FBT} * R_{FBB}} - \frac{V_{OUT}}{R_{FBT}} \quad (2)$$

By substituting equation 1 in equation 2, we obtain equation 3 which finds the value of the programming voltage  $V_X$  required to change the output voltage,  $V_{OUT}$ :

$$V_X = \left( \frac{V_{FB} * (R_{FBT} + R_{FBB})}{R_{FBT} * R_{FBB}} - \frac{V_{OUT}}{R_{FBT}} \right) * R_{ext} + V_{BE} \quad (3)$$


Turning Equation 3 around to Equation 4 gives you the  $V_{OUT}$  that you can program based on the value of  $V_X$ :

$$V_{OUT} = \left( \frac{V_{FB} * (R_{FBT} + R_{FBB})}{R_{FBT} * R_{FBB}} - \frac{(V_X - V_{BE})}{R_{ext}} \right) * R_{FBT} \quad (4)$$

Equation 4 denotes the dependence of  $V_{OUT}$  on the  $V_{BE}$  of the transistor. The  $V_{BE}$  of the transistor is itself dependent on the collector current, which when changed with temperature will result in some inaccuracies in the programmed  $V_{OUT}$ .

The next approach shows how to remove  $V_{BE}$  from the equation. [Figure 4](#) shows a circuit with two PNP transistors that are connected such that the effect of  $V_{BE}$  can be nullified.

#### Approach No. 2: Level Shifter with Two PNPs



**Figure 4. Implementation with two PNPs to nullify  $V_{BE}$ .**

This approach requires an additional PNP – ideally you should use two co-packaged PNP BJTs to ensure good matching between the two transistors. This approach will reduce errors in the programming of the output voltage.

The Q1 transistor has its base connected to the programming voltage source. The emitter then connects to another positive rail through a series resistor  $R_S$  and the collector is grounded. This creates a voltage of  $V_X + V_{BE}$  at the emitter of the transistor. The Q2 transistor's emitter connects to Q1's emitter through resistor  $R_X$ .  $R_X$  sets the current to be injected into the FB node. With the base grounded, there is a  $+V_{BE}$  generated at the emitter node of Q2. Equation 5 calculates the current flowing into the emitter (ideally) as:

$$I_X = \frac{V_X + V_{BE1} - V_{BE2}}{R_{ext}} \quad (5)$$

From earlier, you know that the  $V_{BE}$  of the transistor will depend on the collector current, expressed as Equation 6:

$$V_{BE} = V_T * \ln\left(\frac{I_C}{I_S}\right) \quad (6)$$

where  $I_C$  is the collector current,  $I_S$  is the saturation current and  $V_T$  is the thermal voltage.

If the collector currents of the two transistors are very different, then the  $V_{BE}$ s do not completely cancel each other out. Equation 7 expresses the difference in the two  $V_{BE}$ s of the transistors as:

$$\Delta V_{BE} = V_{BE1} - V_{BE2} = V_T * \ln\left(\frac{I_{C1}}{I_S} * \frac{I_S}{I_{C2}}\right) \quad (7)$$

Simplified to Equation 8:


$$\Delta V_{BE} = V_T * \ln(X) \quad (8)$$

where  $X$  is the ratio of the two collector currents.

As you can see, if the two collector currents are equal, the  $V_{BE}$ s will cancel out completely. In the configuration shown in [Figure 4](#), it will be important to size the value of  $R_S$  such that the difference in the collector currents is not considerable. For this example, I chose an  $R_S$  of 10k $\Omega$  and an  $R_X$  of 50k $\Omega$ . The delta in  $V_{BE}$  will also change with the change in  $V_T$ , which happens with changes in temperature.

### Approach No. 3: a Modified Wilson Current Mirror

A good way to match collector currents is to use a current mirror. But there is one option better than a regular current mirror, and that is the Wilson current mirror. [Figure 5](#) shows the schematic used for the Wilson current mirror.



**Figure 5. Implementation using a Wilson Current Mirror.**

In this approach, there is an additional BJT with its base connected to the collector of Q1. The emitter of Q3 connects to the VBE junction of the mirror. The programmed current flows through the collector of the Q3 transistor into the FB pin.

Ignoring resistor RB for now, Equation 9 calculates the reference current being injected in this setup as:

$$I_X = \frac{V_X - 2 \cdot V_{BE}}{R_{ext}} \quad (9)$$

Equation 10 derives the ratio of injected current to reference current in this setup as:

$$I_{C2} = I_X * \left( \frac{\beta^2 + 2 \cdot \beta}{\beta^2 + 2 \cdot \beta + 2} \right) \quad (10)$$

Given the betas ( $\beta$ ) of the transistors in high values, you can see that the Wilson current mirror gives you a lot more accuracy than the standard current mirror.

The Wilson current mirror doesn't completely eliminate the dependence on VBE. But there is a pretty simple trick to get around this. Connecting a resistor RB from the source VX to the base of the mirror, as shown in [Figure 5](#), creates a current flow that gets added to reference current IX. Rewriting Equation 9 as Equation 11:

$$I_X = \frac{V_X - 2 \cdot V_{BE}}{R_{ext}} + \frac{V_{BE}}{R_B} \quad (11)$$

Equation 12 chooses RB such that:

$$R_B = \frac{R_{ext}}{2} \quad (12)$$

Then Equation 13 is:

$$I_X = \frac{V_X - 2 \cdot V_{BE}}{R_{ext}} + \frac{2 \cdot V_{BE}}{R_{ext}} \quad (13)$$

---

The VBE component in Equation 13 cancels out completely, resulting in Equation 14:

$$I_X = \frac{V_X}{R_{ext}} \quad (14)$$

Equation 14 shows that the current injected into the FB node is based just on the programming voltage and has no dependencies on VBE.

Using any of these approaches can help generate a programmable output voltage for an inverting rail with just a few extra components. The circuit complexity will vary based on the system requirements. For applications that require very high fidelity, the Wilson current mirror is the best solution, as it gets the closest response to the programming voltage.

## References

[LMZM33606 data sheet](#)

Toumazou, C., F.J. Lidgley and D.G. Haigh (Ed.), "Analogue IC Design: The Current-Mode Approach," London: Peter Peregrinus Ltd., 1990.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated