Technical Article Using Quad Op Amps to Sense Multiple Currents



Paul Goedeke

Quad package operational amplifiers (op amps) offer good value in terms of cost per channel and can help save space on a printed circuit board (PCB) during layout. It's common to use a multichannel op amp in applications such as three-phase motors and multiple LED strings, which sense multiple currents. However, using a quad op amp can introduce some complexities. In this article, I'll discuss some PCB layout considerations when using quad op amps.

Figure 1 shows an example schematic, with generic current sources IS1, IS2 and IS3 representing the measured currents. Channels A and B are both unidirectional low-side current-sense circuits, each with their own gains. Channel D is a buffer for a reference voltage used by channel C in a bidirectional current-sense circuit.





Figure 2 shows the same schematic but arranged around a shared, quad amplifier package. Careful layout is required to avoid turning floorplanning compromises into liabilities that impact circuit performance. Optimal placement for all channels may be difficult given the number of components and the need to place the sense resistors close to the device.

1





Figure 2. Example Schematic Shown around a Shared Amplifier Package

Designs that measure multiple currents are more susceptible to parasitic inductances because of the amount of current flowing through the ground net. For example, a long, thin trace between the ground nodes of two components on a PCB will have a high parasitic inductance. High-frequency signals (such as noise or large transients) can turn small parasitic inductances into large impedances, which creates a potential difference between the ground nodes.

You can see this effect in Figure 3, which shows the channel D buffer circuit from Figure 1. A long trace between the ground node of R6 (shown in Figure 1 and Figure 2) and the ground node of the op amp causes the parasitic inductance, shown as L_{pcb} . A transient creates a voltage delta across L_{pcb} , which means that the op amp and R6 are referenced to different potentials. For more information on PCB parasitic inductance, see the "Analog Engineer's Pocket Reference" and "Analog Engineer's Calculator."







To understand why these parasitic inductances can cause an issue, remember that the voltage across an inductor is determined by Equation 1, and that the current through an inductor cannot change instantaneously:

$$V_L(t) = L \frac{di}{dt}$$

(1)



Therefore, when a current transient occurs, the inductance of the trace fights the change in current and develops a voltage potential known as ground bounce. In some cases, ground bounce may cause device damage by violating the data-sheet's absolute maximum limits for voltage and current.

In the case of the reference circuit on channel D (shown in Figure 3), ground bounce impacts the performance of the circuit by shifting the buffered voltage created by the R5 and R6 resistor divider. Channel C uses that value as a reference point, so any change in the reference impacts its output as well.

To reduce the effects of ground bounce and maintain system performance, keep these PCB layout considerations in mind:

- Use Kelvin connections to the sense resistors to help eliminate the impact of parasitic trace and pad resistance in the measurement. Make sure that the sense traces are routed to the inside of the sense resistor footprint.
- Try to keep the trace lengths to each sense resistor as short as possible and use balanced trace lengths for both Kelvin connections. If possible, move the sense resistors to achieve a better layout.
- During layout, carefully consider the return current path:
 - Use ground planes to create a low-impedance return path.
 - When using a ground plane, make sure that no islands are created or that current is forced to take a long path around other traces. If necessary, connect with vias to a ground plane on another layer.
 - Keep a short path between the ground nodes of filtering and decoupling components and the ground node of the op amp.

In general, follow the best practices for current-sensing circuit layouts as discussed in the technical article, "How to lay out a PCB for high-performance, low-side current-sensing designs." For general PCB layout considerations for op amps, read "The basics: How to lay out a PCB for an op amp."

Let's look at a couple of example circuit layouts using the schematic in Figure 1 and the Texas Instruments (TI) TLV9004 op amp in a 14-pin thin-shrink small-outline package. Figure 4 shows a nonideal PCB layout.





Here are the major concerns with this layout:



- The return path is made up of long thin traces.
- No ground planes are used.
- The sense resistors are far from the op amp and are not Kelvin connected.
- The connections to the sense resistors have long, unequal trace lengths and differing widths.
- The decoupling capacitor, C1, is far from the op amp's VCC pin.
- The supply voltage doesn't pass through the decoupling capacitor before connecting to the op amp.
- · There are many more vias than the circuit requires, adding inductance and complexity.

Figure 5 shows the same nonideal layout but with the ground net highlighted. Notice the long trace between the negative supply pin of the op amp and the ground of R6 (as indicated by the white arrows). This is the exact scenario shown in Figure 3.



Figure 5. Example of a nonideal quad layout with the ground net highlighted

Figure 6 shows a well-designed PCB layout for this particular circuit. This new layout is much more compact and addresses the major concerns highlighted in the nonideal layout.





Figure 6. Well-designed layout for multiple current-sensing circuits

Some notable changes:

- The components are placed close together to keep trace lengths short, reducing the susceptibility of noise coupling onto the traces.
- Sense resistors are now close to the other components and use well-implemented Kelvin connections, as shown in Figure 7.
- A ground plane provides a low-impedance return path.
- The decoupling capacitor is placed as close to the op-amp supply pin as possible and routed such that the V_{CC} trace must pass through the capacitor before connecting to the op amp.





Figure 7. Kelvin connection detail

Using a quad package amplifier is often a good decision for a circuit design because it can help save cost and space on a PCB. Using the tips discussed above and the TI TLV9004 op amp, your quad amplifier circuit design can be successful. The 1-MHz TLV9004 has built-in electromagnetic interference and radio-frequency interference filters that can help improve a circuit's resilience to interference. This device comes in package options ranging from an industry-standard 8.65-mm-by-3.91-mm small-outline integrated circuit package to an ultra-compact 2.0-mm-by-2.0-mm super-thin quad-flat no-lead package, making it useful for many types of applications.

Additional resources

- · For more circuit design tips, download TI's circuit cookbooks.
- For another reference design illustrating a current-sensing layout, see the 0-1 A, Single-Supply Low-Side Current Sensing Solution.
- Explore TI's portfolio of general-purpose op amps.

7

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated