# Reliability advantages of TI flip-chip BGA packaging

TEXAS INSTRUMENTS

Lee McNally Quality and Reliability Engineer Member Group Technical Staff Embedded Processing Products Texas Instruments

## Flip-chip ball grid array (FCBGA) packaging technology is a cost-effective alternative to traditional wire-bond packages and has been available for use in production devices since the late 1990s.

From bottom to top, the package's key components are the BGA, interfacing with the system printed circuit board (PCB); the package substrate, consisting of input/output interconnect routing, power and ground layers; and the die bump interface, which includes bump metal, under-bump metallization and under-fill.

A key advantage of flip-chip packages over wire-bond BGA packages is that the die bumps (effectively, the die/package interface) can be located near the chip sub-system location on the die (digital logic, analog and memory blocks), thus optimizing power and signal integrity. Flip-chip packages avoid the manufacturing complexity and potential quality/reliability risks of high-density, multirow wire bonding. Texas Instruments (TI) employs the flip-chip class of package technologies to deliver high performance, quality and reliability at a competitive cost.

The mmWave radar sensors use tin-silver (SnAg) (lead [Pb]-free) solder bumps, a mature technology that has been in high-volume production for years in applications, including automotive, telecom such as servers or wireless base stations, industrial automation and consumer electronics. Many years of development led to improved quality and reliability of the SnAg solder-bump (die/package) interface. The essential features of a die bump interface are the substrate surface (usually a solder mask), substrate pad, bump metal, under-bump metallization on the die, under-fill and the die overcoat to form the stress buffer layer. Optimized die-attach flux and cleanup processes ensure robust connection of the bumped die to the substrate and removal of any residual flux before under-fill dispensing and curing. If present, residual flux may interfere with the wetting of the under-fill to the die and substrate surfaces.

The purpose of under-fill is to form a stress buffer between the die and package, which have a coefficient of thermal expansion mismatch, and to minimize the risk of bump cracks in the presence of thermomechanical stresses resulting from system board assembly/surface-mount technology processes, or later in the field, such as temperature cycling in actual application use.

All of the features I mentioned form a robust, reliable interface layer designed to last at least 100,000 power on hours (POH) with operating temperatures up to 105°C, as well as more limited time frames (20,000 POH) up to 125°C.

#### Package-to-PCB under-fill

Some customers choose to apply under-fill between the integrated circuit (IC) FCBGA package and their PCB. Applying under-fill improves the robustness and reliability of the BGA solder joint against temperature cycle fatigue, impact resistance, vibration resistance, etc. TI neither requires nor specifically recommends the use of board-level under-fill. This is a decision made solely by designers and/or their contracted manufacturer with respect to the specific needs and goals of the deployed application.

TI performs board-level reliability temperature cycling (T/C) testing, which I'll discuss later, without underfill between the IC package and the PCB. If you determine that TI board-level reliability test results meet or exceed application needs without packageto-PCB under-fill, you can realize a significant cost savings.

#### Corrosion and other issues in high-temperature and high-humidity environments

Wire-bond technologies can suffer from corrosionrelated risks, particularly in the presence of halogens such as chlorine (CI), leading to premature failure of either die ball bonds or stitch bonds. In contrast, corrosion mechanisms are rarely a problem in FCBGA packages. While copper (Cu) interconnect metallization can extrude along a dielectric crack in the package substrate in the presence of high temperature, humidity and bias, this extrusion can occur on any laminate substrate common to most BGA technologies, not just FCBGA. These defects, though rare, are detectable under gualification testing such as temperature humidity and bias (THB), biased highly accelerated stress test (BHAST) or unbiased HAST (UHAST), and thus can be addressed with corrective and preventive actions before production begins.

Another issue on high-Sn leaded devices is "Sn whiskers," crystalline structures that form and expand due to diffusion. It can happen to package leads plated with matte Sn. Although the solder die bumps on FCBGA packages, particularly Pb-free/SnAg, are high in Sn content, they generally do not have problems with Sn whiskers, which is a key advantage.

### **Component-level reliability** (qualification) testing

TI performs a rigorous suite of component-level reliability tests as part of the production qualification process before releasing a product to production. TI also executes the same test environments later as ongoing reliability monitors of process robustness and stability.

Component level in this context means that the device under test (DUT) is not soldered to a test board but is either inserted into a test socket or unenclosed (free-standing) in the test chamber, depending on the test. Component-level testing is synonymous with first-level reliability testing. TI also performs board-level testing, also known as secondlevel reliability testing.

If products are dual or multipurpose, with automotive, industrial or broad market applications, TI generally applies the more strenuous sampling and test conditions between the Automotive Electronics Council (AEC)-Q100 standard or prevailing American National Standards Institute (ANSI)/Institute for Printed Circuits (IPC)/Joint Electron Device Engineering Council (JEDEC) standards. The component-level reliability tests that evaluate the influence of package design, materials and manufacturing are:

- High-temperature operation life (HTOL) testing, which evaluates thermomechanical stress influence on the die (such as inducement and growth of cracks, typically in the dielectrics), as well as ionic species introduced during the packaging manufacturing process that may influence circuit performance if diffused into the die.
- High-temperature bake/storage life (HTSL) testing, which evaluates diffusion-related mechanisms, including void formation. In TI's experience, this test very rarely results in failures on solder-bump FCBGA packages.
- T/C, which is the thermal cycling of DUTs from cold to hot temperatures (in the case of TI FCBGA packages, usually -40°C to 125°C) to test for thermomechanical-stress-induced failure mechanisms such as cracks, extrusions or interfacial delamination (such as under-fill from die or package substrate).
- Biased HAST or THB testing, which evaluates concurrently elevated temperature and percent of relative humidity (%RH) in the presence of static electrical bias. TI uses either "85/85" (85°C, 85%RH, Vddmax bias) or 110°C BHAST (also 85%RH, Vddmax bias). This test is important for the detection of corrosion and filament/extrusion (normally metallic) failure mechanisms.
- UHAST testing, which is normally performed at 110°C / 1.2 Atmosphere (ATM) for FCBGA packages. Like THB and BHAST, UHAST typically accelerates corrosion and metallic filament/ extrusion mechanisms. Since it is unbiased, there is no power dissipation (Joule heat generation) impacting a change in moisture concentration

beyond the ambient condition. Unlike THB/ BHAST, it is an un-socketed test with no boards and is thus less logistically complex to execute.

 Charged device model (CDM) electrostatic discharge (ESD) testing. The choice of packaging dimensions and materials affects the capacitance of the package, which in turn affects the charge buildup and discharge current during this type of testing. Other factors being equal, larger packages should have higher peak currents and lower voltage ratings than smaller packages.

#### **Board-level reliability** (qualification) testing

TI performs board-level reliability T/C testing as part of product qualification for FCBGA packages on special daisy-chain vehicles, with die and substrates designed for equipment that monitors resistance on daisy-chain "nets." These nets are metal lines and vias that traverse through the package substrate, through the die bumps, into the die, and back through the bumps to the substrate and BGAs. Daisy-chain devices use the same package outline and bump/package manufacturing flow as functional devices, with a die that is approximately the same dimensions.

Daisy-chained die/packages are intended to represent functional die/packages in terms of bump and package material, bump design rules, assembly materials and manufacturing processes, and BGA layout. The boards are standardized to fit the test chamber and are typically 62mil to 93mil thick, with six to eight metal layers and FR4 material. Variations in all of these parameters may occur depending on the end application, such as Rogers material for radio-frequency applications. In some rare special-purpose cases, TI performs other board-level reliability tests, such as impact, shock and vibration. These are not standard tests for catalog device product qualification and are only performed at TI's discretion. In some cases, you may wish to perform your own board-level environmental reliability testing (power cycling, T/C, vibration, shock), which should always be the best gauge of performance for your application.

Once TI completes its board-level reliability testing, it constructs a "Weibull plot." This is a lifetime reliability model associated with the failure of the weakest link in a system; in this case, a BGA. The two-parameter Weibull plot, technically of the cumulative distribution function (CDF), also known as unreliability, predicts what fraction of the population will fail based on time duration, cycles, drops, etc. (the independent variable). **Equation 1** gives the CDF (total fraction failed), shown as a function of time:

$$F(t) = 1 - e^{-\left(\frac{t}{\eta}\right)^{\beta}}$$

where the two parameters are  $\eta$  (scale or characteristic life) and  $\beta$  (slope).

**Figure 1** demonstrates an example Weibull model with an arbitrary data set. The acceleration factor ([AF], stress to application) in this particular instance is based on the Norris-Landzberg equation, which is itself based on maximum temperature, cycling frequency and minimum/maximum temperature range. The details of the Norris-Landzberg equation are beyond the scope of this paper. Nevertheless, TI can provide assistance as needed to those who wish to model TI board-level reliability results to application conditions.



*Figure 1.* An example Weibull model/plot of board-level reliability T/C data demonstrating the effect of AF.

#### Conclusion

Solder-bump FCBGA is a cost-effective and reliable package technology, enabling high-performance processing that traditional wire-bond technologies are unlikely to achieve. As of 2017, flip-chip design, material selection, manufacturing and quality/ reliability have all benefited from decades of development, production experience and process optimization, both on the die bump and package. Flip chip is an excellent choice for reliability and may be a good fit for use in a wide array of application environments, including automotive and industrial, when hermetically sealed packaging is not required.

**Important Notice:** The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

The platform bar is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

© 2018 Texas Instruments Incorporated



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated