

AN-1639 LMP7300 Single Precision Comparator With Reference Evaluation Boards (SOIC and VSSOP)

ABSTRACT

The following evaluation boards are designed to demonstrate the LMP7300 micropower precision comparator, with precision voltage reference. Texas Instruments recommends the use of these boards as an aid in the evaluation and characterization of the LMP7300.

- -551013114 - For the LMP7300 MO8A Evaluation (SOIC pkg)
- -551013115 - For the LMP7300 MUA8A Evaluation (VSSOP pkg)

The boards have identical circuit configurations and layouts. All components are surface mount 0805 except the test points for supply and voltage measurement. The layout input and output will accommodate either BNC or SMA connectors.

Contents

1	Basic Configuration as Threshold Detector	2
2	Hysteresis	2
3	Reconfigure Application with Jumper Pins	2
4	Bypassing the Voltage Reference	2
5	Output Stage	3
6	Connection Diagram	4
7	Pin Descriptions	5
8	Board Layout	5

List of Figures

1	Evaluation Board Schematic	3
2	8-Pin VSSOP/SOIC Top View.....	4
3	SOIC Top Layer.....	5
4	Bottom Layer	6
5	VSSOP Top Layer	6
6	Bottom Layer	7

List of Tables

1	Bill of Materials (BOM)	4
2	Pin Descriptions	5

1 Basic Configuration as Threshold Detector

The LMP7300 evaluation boards are designed to provide maximum flexibility while investigating different circuit configurations. The values chosen are for micropower precision level threshold applications where supply noise is at a minimum. If supply noise is present, provision has been made to add decoupling as needed. While most component values are shown, some are application specific and should be defined by you. For example, the bridge gain can be changed with R1, R2, and R4, while supply line decoupling can be improved with C2 and C6. The potentiometers, R6 and R7, can be used to quickly trim the trip points.

As shown in [Figure 1](#), the input signal, V_{IN} , is brought onto the board through a BNC or SMA connector and divided by the bridge gain. If the desired V_{IN} trigger level is set to twice V_{REF} , the comparator will trip around V_{REF} . The signal path is connected via jumper JP1 to the comparator's inverting input and JP2 for the non-inverting input. The bridge gain is set to $\sim 1/2$ with R1 and R2 both stuffed as 1 M Ω and R4 set to 0 Ω for initial setup, then trimmed for high or low threshold detection. There is a provision for a resistor R3 to be placed between the input pins for large hysteresis levels.

2 Hysteresis

The hysteresis for the LMP7300, unlike most comparators, is totally independent of the supply, the input conditions, or the output connections. The part design allows for five hysteresis settings: asymmetric, symmetric, positive only, negative only, or none. The hysteresis is easily determined by two resistors in a voltage divider format with the precision 2.048 V voltage reference tied to the top resistor and ground set to the bottom. The center voltage tap is connected to device pin HYSTP, or HYSTN to fix the hysteresis at 1 mV/mV. Trim potentiometers R6 and R7 are provided for quick and easy resolution of the proper hysteresis. Resistors R5 and R10 are set to 1 M Ω to establish ~ 2 μ A current through the divider to ground. The hysteresis is the voltage measured across the trim potentiometer resistance or V_{REF} - the voltage at the voltage divider center tap. A maximum of 100 to 130 mV is recommended.

3 Reconfigure Application with Jumper Pins

- For negative threshold detection: The input signal V_{IN} is normally above the threshold, dropping below the threshold. Connect V_{IN} to the non-inverting input with JP2, and V_{REF} to the inverting input with JP3
- For positive threshold detection: The input signal V_{IN} is normally below the threshold, rising above the threshold. Connect V_{IN} to the inverting input with JP1, and V_{REF} to the non-inverting input with JP4.
- Use JP5 for split supply.
- Use JP6 for single supply.

4 Bypassing the Voltage Reference

In noisy supply line applications, bypassing the voltage reference to improve line regulation with respect to supply line transients is recommended. The reference output can drive a bypass capacitance of 0.05 μ F, with minimum peaking and no oscillation. For larger capacitors, add a small value of resistance in series with the capacitor. A 190 Ω resistor in series with a 5 μ F ceramic capacitor is recommended.




Figure 1. Evaluation Board Schematic


5 Output Stage

The comparator employs an open collector output stage that can drive both voltage and current loads, such as solenoids, lamps, heater, and so forth. Since the pull-up resistor can be taken to any voltage between 0.5 V and 12 V, independent of the comparator supply voltage, interfacing with mixed voltage systems is straight forward. The open collector design also permits wired-OR connection to the multiple comparator outputs. This output stage easily interfaces with various logic inputs, such as TTL and CMOS. When the positive input is above the negative input, the output is in an off or high state. The output voltage high level is determined by the pull-up supply. For the reverse condition, when the positive input is below the negative input, the output is in an on or low state. The maximum load current is around 10 mA for a low state.

Table 1. Bill of Materials (BOM)

ID	Part Number	Type	Size	Parameters	Qty	Vendor
U1	LMP7300	Comparator	8-Pin SOIC/VSSOP		1	TI
R8	P191CCT-ND	Resistor	805	190 Ω , 1%, 1/8W, Open	1	Digi-Key
R1, R2, R5, R9, R10	P100MCCT-ND	Resistor	805	1.00 M Ω , 1%, 1/8W	5	Digi-Key
R4, R6, R7	3299Y-503LF-ND	Potentiometer		50 k Ω , 1/2W	3	Digi-Key
JP1 - JP6	929450-01-36-ND	Header	2-pin, 0.1"		6	Digi-Key
C1, C4	PCC1828CT-ND	Capacitor	805	0.1 μ F, X7R, 10%, 25 V	2	Digi-Key
C2, C6, CREF		Capacitor		5 μ F, X7R, 10%, 25 V, Open	3	Digi-Key
J2,J3	22C4690	BNC		PCB Edge Mount	2	Newark
J1	5009K-ND	LG Test Point		Yellow	1	Digi-Key
J4	5007K-ND	LG Test Point		White	1	Digi-Key
J5	5005K-ND	LG Test Point		Red	1	Digi-Key
J6	5006K-ND	LG Test Point		Black	1	Digi-Key
TP1 – TP5	5004K-ND	Test Point		Black	5	Digi-Key
Jumper Shunt	5900D	Short	2 pin, 0.1"	0 Ω Black		Digi-Key

6 Connection Diagram


Figure 2. 8-Pin VSSOP/SOIC Top View

7 Pin Descriptions

Table 2. Pin Descriptions

+IN	Non-Inverting Comparator Input	The +IN has a common-mode voltage range from 1 V above the negative rail to, and including, the positive rail. Internal ESD diodes, connected from the +IN pin to the rails, protect the input stage from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a safe level.
-IN	Inverting Comparator Input	The -IN has a common-mode voltage range from 1 V above the negative rail to, and including, the positive rail. Internal ESD diodes, connected from the -IN pin to the rails, protect the input stage from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a safe level.
GND	Ground	This pin can be connected to a negative DC voltage source for applications requiring a dual supply. If connected to a negative supply, decouple this pin with 0.1 μ F ceramic capacitor to ground. The internal reference output voltage is referenced to this pin. GND is the die substrate connection.
OUT	Comparator Output	The output is an open-collector. It can drive voltage loads by using a pullup resistor, drive current loads by sinking a maximum output current. This pin can be taken to maximum of +12 V with respect to the ground pin, irrespective of supply voltage.
HYSTN	Negative Hysteresis Pin	This pin sets the lower trip voltage V_{IL} . The common mode range is from 1 V above the negative rail to V_{CC} . The input signal must fall below V_{IL} for the comparator to switch from high to low state.
HYSTP	Positive Hysteresis pin	This pin sets the upper trip voltage V_{IH} . The common mode range is from 1 V above the negative rail to V_{CC} . The input signal must rise above V_{IH} for the comparator to switch from low to high state.
REF	Reference Voltage Output Pin	This is the output pin of a 2.048 V band gap precision reference.
V+	Positive Supply Terminal	The supply voltage range is 2.7 V to 12 V. Decouple this pin with 0.1 μ F ceramic capacitor to ground.

8 Board Layout




Figure 3. SOIC Top Layer




Figure 4. Bottom Layer




Figure 5. VSSOP Top Layer




Figure 6. Bottom Layer

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com