# Functional Safety Information TPS6206x-Q1 Functional Safety FIT Rate, FMD and Pin FMA

# **TEXAS INSTRUMENTS**

## **Table of Contents**

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	3
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	
· · · · · · · · · · · · · · · · · · ·	

1

2

SLVAEO9B - FEBRUARY 2020 - REVISED JANUARY 2021

Submit Document Feedback

## 1 Overview

This document contains information for TPS6206x-Q1 (WSON package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TPS6206x-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.





## 2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for TPS6206x-Q1 based on an industry-wide used reliability standard:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11.
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

#### Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours)
Total Component FIT Rate	5
Die FIT Rate	3
Package FIT Rate	2

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: motor control
- Power dissipation: 300 mW
- Climate type: world-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

#### Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS, BICMOS Digital, analog / mixed	25 FIT	55°C

The Reference FIT Rate and Reference Virtual  $T_J$  (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



## 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TPS6206x-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Die Failure Modes	Failure Mode Distribution (%)
SW no output	35%
SW output not in specification - voltage or timing	45%
SW power HS or LS FET stuck on	15%
Short circuit any two pins	5%

#### Table 3-1. Die Failure Modes and Distribution

## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TPS6206x-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to PGND or AGND (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to AVIN or PVIN (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Class	Failure Effects			
A	Potential device damage that affects functionality			
В	No device damage, but loss of functionality			
С	No device damage, but performance degradation			
D	No device damage, no impact to functionality or performance			

#### Table 4-1. TI Classification of Failure Effects

Figure 4-1 shows the TPS6206x-Q1 pin diagram. For a detailed description of the device pins please refer to the '*Pin Configuration and Functions*' section in the TPS6206x-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• Assumption the device is running in the typical application. Please refer to the '*Typical Application Circuit*' on the 1st page in the TPS6206x-Q1 datasheet.

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
PGND	1	Intended connection	D
SW	2	Potential internal device damage	A
AGND	3	Intended connection	D
FB	4	Device not functional: Missing feedback path (Open Loop operation); output voltage out of spec; potential device damage	А
EN	5	Intended connection: Device disabled	D
MODE	6	TPS62065-Q1: Intended connection: Enabling power safe mode with automatic transition from PFM to fixed frequency PWM mode	D
PG	6	TPS62067-Q1: Intended connection in case PG not used	D
AVIN	7	Device not functional; supply short to ground	В
PVIN	8	Device not functional; supply short to ground	В

Table 4-2 Pin	<b>FMA</b> for Device	Pins Short-Ci	rcuited to AGNE	) or PGND

5



Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
PGND	1	Internal ground shift; device not functional; potential internal damage	A
SW	2	Device not function - open loop operation	В
AGND	3	Internal ground shift; device not functional; potential internal damage	A
FB	4	Device not functional - open loop operation	В
EN	5	Undetermined state of pin EN; spec violation; potentially increased quiescent current	С
MODE	6	TPS62065-Q1: Undetermined state of pin MODE/PG spec violation; potentially increased quiescent current	С
PG	6	TPS62067-Q1: Intended connection in case PG not used	D
AVIN	7	Missing power supply - device not functional	В
PVIN	8	Missing power supply - device not functional	В

#### Table 4-3. Pin FMA for Device Pins Open-Circuited

#### Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
PGND	1	SW	Potential internal device damage	А
SW	2	AGND	Potential internal device damage	А
AGND	3	FB	Device not functional: Missing feedback path (Open Loop operation); output voltage out of spec; potential device damage	А
EN	5	MODE	TPS62065-Q1: Intended connection: Device operation in fixed frequency PWM mode	D
EN	5	PG	TPS62067-Q1: Potential internal damage	А
MODE	6	AVIN	TPS62065-Q1: Intended connection: Device operation in fixed frequency PWM mode	D
PG	6	AVIN	TPS62067-Q1: Potential internal damage	А
AVIN	7	PVIN	Intended connection	D

#### Table 4-5. Pin FMA for Device Pins Short-Circuited to AVIN or PVIN

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
PGND	1	Device not functional; supply short to ground	В
SW	2	Potential internal device damage	A
AGND	3	Device not functional; supply short to ground	В
FB	4	Device not functional: Missing feedback path (Open Loop operation); output voltage out of spec; potential device damage	А
EN	5	Intended connection: Device enabled	D
MODE	6	TPS62065-Q1: Intended connection: Device operation in fixed frequency PWM mode	D
PG	6	TPS62067-Q1: Potential internal damage	A
AVIN	7	Intended connection	D
PVIN	8	Intended connection	D

#### **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (May 2020) to Revision B (January 2021)	Page
Added Table 2-2	3
Changes from Revision * (February 2020) to Revision A (May 2020)	Page
Added Section 4	5

6

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated