Functional Safety Information

TLV7032-Q1 and TLV7042-Q1 Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview
· · · · · · · · · · · · · · · · · · ·
3 Failure Mode Distribution (FMD)
4 Pin Failure Mode Analysis (Pin FMA)

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for TLV7032-Q1 and TLV7042-Q1 (DVB package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram (Per Channel)

TLV7032-Q1 and TLV7042-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for TLV7032-Q1 and TLV7042-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Package	DGK
Total Component FIT Rate	6
Die FIT Rate	2
Package FIT Rate	4

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission Profile: Motor Control from Table 11

Power dissipation: 3.15 μW

Climate type: World-wide Table 8Package factor (lambda 3): Table 17b

Substrate Material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
4	CMOS, BICMOS Digital, analog / mixed	6 FIT	55°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TLV7032-Q1 and TLV7042-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
OUT Open (HIZ)	15%
OUT Saturate high	25%
OUT Saturate low	25%
OUT Functional not in specification	30%
Short Circuit any two pins	5%

The FMD in Table 3-1 excludes short circuit faults across the isolation barrier. Faults for short circuit across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

- 1. The signal isolation component is OVC III according to IEC 61800-5-1. If a SELV/PELV power supply is used, pollution degree 2/OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TLV7032-Q1 and TLV7042-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to VEE (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to an adjacent pin (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
Α	Potential device damage that affects functionality
В	No device damage, but loss of functionality
С	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

Figure 4-1 shows the TLV7032-Q1 and TLV7042-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TLV7032-Q1 and TLV7042-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section

- · Each pin is assesed individually
- · All other pins are configured correctly for device functionality
- · DGK Package pinout used for Pin Name and No.

Table 4-2. Pin FMA for Pins Short-Circuited to VEE

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUTA	1	OUTA will be pulled low (Open-Drain) Thermal stress due to higher power dissipation (Push-Pull)	B A
INA-	2	OUTA goes high if INA+ is more positive	В
INA+	3	OUTA goes low if INA- is more positive	В
VEE	4	No change (same node)	D
INB+	5	OUTB goes low if INB- is more positive	В
INB-	6	OUTB goes high if INB+ is more positive	В
OUTB	7	OUTB will be pulled low (Open-Drain) Thermal stress due to higher power dissipation (Push-Pull)	B A
VCC	8	Main supply shorted out (no power to device)	В



Table 4-3. Pin FMA for Pins Open-Circuited

			Failure
Pin Name	Pin No.	Description of Potential Failure Effect(s)	Effect Class
OUTA	1	OUTA cannot drive application load (Open-Drain) OUTA cannot drive application load or toggle high (Push-Pull)	В
INA-	2	OUTA may be high or low	В
INA+	3	OUTA may be low or high	В
VEE	4	Lowest voltage pin will drive GND pin internally (via diode)	В
INB+	5	OUTB may be high or low	В
INB-	6	OUTB may be high or low	В
OUTB	7	OUTB cannot drive application load (Open-Drain) OUTB cannot drive application load or toggle high (Push-Pull)	В
VCC	8	Main supply open (no power to device)	В

Table 4-4. Pin FMA for Pins Short-Circuited to VCC

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUTA	1	Thermal stress due to high power dissipation	Α
INA-	2	OUTA goes low if INA+ is less positive	В
INA+	3	OUTA goes high if INA- is less positive	В
VEE	4	Main supply shorted out (no power to device)	В
INB+	5	OUTB goes high if INB- is less positive	В
INB-	6	OUTB goes low if INB+ is less positive	В
OUTB	7	Thermal stress due to high power dissipation	Α
VCC	8	No change (same node)	D

Table 4-5. Pin FMA for Pins Short-Circuited to next higher pin number

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
OUTA to INA-	1	2	OUTA may be high or low	В
INA- to INA+	2	3	OUTA may be high or low	В
INA+ to VEE	3	4	OUTA goes low, if INA- is more positive	В
VEE to INB+	4	5	OUTB goes low, if INB- is more positive	В
INB+ to INB-	5	6	OUTB may be high or low	В
INB- to OUTB	6	7	OUTB may be high or low	В
OUTB to VCC	7	8	Thermal stress due to higher power dissipation	Α
VCC to OUTA	8	1	Thermal stress due to higher power dissipation	Α

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated