

# UCC5871-Q1 具有高级保护功能、适用于汽车应用的 30A 隔离式 IGBT/SiC MOSFET 栅极驱动器

## 1 特性

- 分离输出驱动器，以提供峰值为 30A 的拉电流和峰值为 30A 的灌电流
- 具有 150ns (最大值) 传播延迟和可编程最小脉冲抑制的互锁和击穿保护
- 支持初级侧和次级侧主动短路 (ASC)
- 可配置功率晶体管保护
  - 基于 DESAT 的短路保护
  - 基于分流电阻器的过流和短路保护
  - 基于 NTC 的过热保护
  - 在功率晶体管发生故障时提供可编程软关断 (STO) 和两级关断 (2LTOFF) 保护
- 功能安全合规型**
  - 专为功能安全应用开发
  - 可帮助使 ISO 26262 系统设计符合 ASIL D 要求的文档
- 集成型诊断：
  - 针对保护比较器的内置自检 (BIST)
  - IN+ 至晶体管栅极路径完整性
  - 功率晶体管阈值监测
  - 内部时钟监测
  - 故障警报 (nFLT1) 和警告 (nFLT2) 输出
- 用于米勒钳位晶体管的集成式 4A 有源米勒钳位或可选的外部驱动器
- 高级高压钳位控制
- 内部和外部电源欠压和过压保护
- 有源输出下拉特性，在低电源或输入悬空的情况下默认输出低电平
- 驱动器内核温度检测和过热保护
- 在  $V_{CM} = 1000V$  时，共模瞬态抗扰度 (CMTI) 的最小值为  $100kV/\mu s$
- 可通过 SPI 对器件进行重新配置、验证、监控和诊断
- 用于功率晶体管温度、电压、电流监测的集成式 10 位 ADC

## 2 应用

- 混合动力汽车和电动汽车牵引逆变器
- 混合动力汽车和电动汽车电源模块


## 3 说明

UCC5871-Q1 器件是一款高度可配置的隔离式单通道栅极驱动器，专用于驱动 EV/HEV 应用中的大功率 SiC MOSFET 和 IGBT。该器件提供功率晶体管保护，例如基于分流电阻器的过流保护、基于 NTC 的过热保护以及 DESAT 检测，还在这些故障期间提供可选的软关断或两级关断。为了进一步缩小应用尺寸，UCC5871-Q1 可在开关期间提供 4A 有源米勒钳位，在驱动器未通电时提供有源栅极下拉。集成的 10 位 ADC 可用于监控多达六个模拟输入以及栅极驱动器温度，从而增强系统管理。集成的诊断和检测功能可简化系统设计。这些功能的参数和阈值可使用 SPI 接口进行配置，因此该器件几乎可与任何 SiC MOSFET 或 IGBT 一同使用。

### 器件信息

器件型号 <sup>(1)</sup>	封装	封装尺寸 (标称值)
UCC5871-Q1	SSOP (36)	12.8mm × 7.5mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化原理图



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 [www.ti.com](http://www.ti.com)，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

## Table of Contents

1 特性.....	1	6.10 Switching Characteristics.....	16
2 应用.....	1	6.11 Typical Characteristics.....	18
3 说明.....	1	7 Layout.....	22
4 Revision History.....	2	7.1 Layout Guidelines.....	22
5 Pin Configuration and Functions.....	3	7.2 Layout Example.....	23
6 Specifications.....	6	8 Device and Documentation Support.....	24
6.1 Absolute Maximum Ratings.....	6	8.1 Device Support.....	24
6.2 ESD Ratings.....	6	8.2 Documentation Support.....	24
6.3 Recommended Operating Conditions.....	6	8.3 Receiving Notification of Documentation Updates.....	24
6.4 Thermal Information.....	7	8.4 支持资源.....	24
6.5 Power Ratings.....	7	8.5 Trademarks.....	24
6.6 Insulation Specifications.....	7	8.6 Electrostatic Discharge Caution.....	24
6.7 Safety Limiting Values.....	8	8.7 术语表.....	24
6.8 Electrical Characteristics.....	9	9 Mechanical, Packaging, and Orderable Information..	24
6.9 SPI Timing Requirements.....	16		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2022	*	Initial Release

## 5 Pin Configuration and Functions




图 5-1. DWJ 36-Pin SOIC Top View

表 5-1. Pin Functions

PIN NO.	NAME	I/O <sup>(1)</sup>	DESCRIPTION
1 GND1	G	G	Primary Side Ground. Connect all GND1 pins together and to the PCB ground plane on the primary side.
2 NC	—	—	No internal connection. Connect to GND1.
3 NC	—	—	No internal connection. Connect to GND1.
4 NC	—	—	No internal connection. Connect to GND1.
5 NC	—	—	No internal connection. Connect to GND1.
6 ASC_EN	I	I	Active Short Circuit Enable Input. ASC_EN enables the ASC function and forces the output of the driver to the state defined by the ASC input. If ASC is high, OUTH is pulled high. If ASC is low, OUTL is pulled low.
7 nFLT1	O	O	Fault Indicator Output 1. nFLT1 is used to interrupt the host when a fault occurs. Faults that are unmasked pull nFLT1 low when the fault occurs. nFLT1 is high when all faults are either non-existent or masked.
8 nFLT2/DOUT	O	O	Fault Indicator Output 2. nFLT2 is used to interrupt the host when a fault occurs. Additionally, nFLT2 may be configured as DOUT to provide the host controller a PWM signal with a duty cycle relative to the ADC input of interest. Faults that are unmasked pull nFLT2 low when the fault occurs. nFLT2 is high when all faults are either non-existent or masked.
9 VCC1	P	P	Primary Side Power Supply. Connect a 3V to 5.5V power supply to VCC1. Bypass VCC1 to GND1 with ceramic bulk capacitance as close to the VCC1 pin as possible.
10 ASC	I	I	Active Short Circuit Control Input. ASC sets the drive state when ASC_EN is high. If ASC is high, OUTH is pulled high. If ASC is low, OUTL is pulled low.
11 IN -	I	I	Negative PWM Input. IN- is connected to the IN+ from the opposite arm of the half-bridge. If IN+ and IN- overlap, the Shoot Through Protection (STP) fault is asserted.
12 IN+	I	I	Positive PWM Input. IN+ drives the state of the driver output. With the driver enabled, when IN+ is high, OUTH is pulled high. When IN+ is low, OUTL is pulled low. Drive IN+ with a 1kHz to 50kHz PWM signal, with a logic level determined by the VCC1 voltage. IN+ is connected to the IN- of the opposite arm of the half-bridge. If IN+ and IN- overlap, the Shoot Through Protection (STP) fault is asserted.
13 CLK	I	I	SPI Clock. CLK is the clock signal for the main SPI interface. The SPI interface operates with clock rates up to 4MHz.
14 nCS	I	I	SPI Chip Selection Input. nCS is an active low input used to activate the SPI peripheral device. Drive nCS low during SPI communication. When nCS is high, the CLK and SDI inputs are ignored.
15 SDI	I	I	SPI Data Input. SDI is the data input for the main SPI interface. Data is sampled on the falling edge of CLK, SDI must be in a stable condition to ensure proper communication.

**表 5-1. Pin Functions (continued)**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
16	SDO	O	SPI Data Output. SDO is the data output for the main SPI interface. Data is clocked out on the falling edge of CLK, SDO is changed with a rising edge of CLK.
17	V <sub>REG1</sub>	P	Internal Voltage Regulator Output. VREG1 provides a 1.8V rail for internal primary-side circuits. Bypass VREG1 to GND1 with at least 4.7 $\mu$ F of ceramic capacitance. Do not put any additional load on VREG1.
18	GND1	G	Primary Side Ground. Connect all GND1 pins together and to the PCB ground plane on the primary side.
19	V <sub>EE2</sub>	P	Secondary Negative Power Supply. Connect all VEE2 supply inputs together. Connect a -12V to 0V power supply to VEE2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VEE2 to GND2 with at least 1uF of ceramic capacitance as close to the VEE1 pin as possible.
20	V <sub>REG2</sub>	P	Internal voltage regulator output. VREG2 provides a 1.8V rail for internal secondary-side circuits. Bypass VREG2 to VEE2 with at least 4.7 $\mu$ F of ceramic capacitance. Do not put any additional load on VREG2.
21	AI6	I	Analog Input 6. AI6 is a multi-function input. It is configurable as an input to the internal ADC, a power FET current sense protection comparator input, and an ASC input for the secondary side.
22	AI5	I	Analog Input 5. AI5 is a multi-function input. It is configurable as an input to the internal ADC, a power FET over temperature protection comparator input, and an ASC_EN input for the secondary side.
23	AI4	I	Analog Input 4. AI4 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
24	AI3	I	Analog Input 3. AI3 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
25	AI2	I	Analog Input 2. AI2 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
26	AI1	I	Analog Input 1. AI1 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.
27	V <sub>REF</sub>	P	Internal ADC Voltage Regulator Output. VREF provides an internal 4V, reference for the ADC. Bypass VREF to GND2 with at least 1uF of ceramic capacitance. If an external reference is desired, disable the internal VREF using the SPI register, and connect a 4V reference supply to VREF. Loads up to 5mA on VREF are allowed.
28	GND2	G	Gate Drive Common Input. Connect GND2 to the power FET source/ IGBT emitter. All AIx inputs, VREF, and DESAT are referenced to GND2.
29	CLAMP	IO	Miller Clamp Input. The CLAMP input is used to hold the gate of the power FET strongly to VEE2 while the power FET is "off". CLAMP is configurable as an internal Miller clamp, or to drive an external clamping circuit. When using the internal clamping function, connect CLAMP directly to the power FET gate. When configured as an external clamp, connect CLAMP to the gate of an external pulldown MOSFET.
30	V <sub>EE2</sub>	P	Secondary negative power supply. Connect all VEE2 supply inputs together. Connect a -12V to 0V power supply to VEE2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VEE2 to GND2 with at least 1uF of ceramic capacitance as close to the VEE2 pin as possible. Additional capacitance may be needed depending on the required drive current.
31	OUTL	O	Negative Gate Drive Voltage Output. When the driver is active, OUTL drives the gate of the power FET low when INP is low. Connect OUTL to the gate of the power FET through a gate resistor. The value of the gate resistor is chosen based on the slew rate required for the application.
32	OUTH	O	Positive Gate Drive Voltage Output. When the driver is active, OUTH drives the gate of the power FET high when INP is high. Connect OUTH to the gate of the power FET through a gate resistor. The value of the gate resistor is chosen based on the slew rate required for the application.
33	V <sub>BST</sub>	P	Bootstrap Supply. VBST supplies power for the OUTH drive. Connect a 0.1 $\mu$ F ceramic capacitor between VBST and OUTH.
34	V <sub>CCECLP</sub>	I	VCE Clamp Input. VCECLP clamps to a diode above the VCC2 rail and indicates a fault when the voltage at VCECLP is above the VCECLP <sub>th</sub> threshold. Bypass VCECLP to VEE2 with ceramic capacitor and, in parallel, connect a resistor. Additionally, connect VCECLP to the anode of a zener diode to the collector of the power FET.
35	V <sub>C2C</sub>	P	Secondary Positive Power Supply. Connect a 15V to 30V power supply to VCC2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VCC2 to GND2 and VCC2 to VEE2 with bulk ceramic capacitance as close to the VCC2 pin as possible. Additional capacitance may be needed depending on the required drive current.

**表 5-1. Pin Functions (continued)**

<b>PIN</b>		<b>I/O<sup>(1)</sup></b>	<b>DESCRIPTION</b>
<b>NO.</b>	<b>NAME</b>		
36	DESAT	I	Desaturation based Short Circuit Detection Input. DESAT is used to detect a short circuit in the power FET. Bypass DESAT to GND2 with a ceramic capacitor to program the DESAT blanking time. In parallel, connect a schottky diode with the cathode connected to the DESAT. Additionally, connect DESAT to a resistor to the anode of a diode to the collector of the power FET to adjust the DESAT protection threshold. DESAT detects a fault when the VCE voltage of the power FET exceeds the defined threshold while the power FET is on.

(1) P = Power, G = Ground, I = Input, O = Output, - = NA

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC1</sub>	Supply voltage primary side referenced to GND1	- 0.3	6	V
V <sub>CC2</sub>	Positive supply voltage secondary side referenced to GND2	- 0.3	33	V
V <sub>EE2</sub>	Negative supply voltage output side referenced to GND2	- 15	0.3	V
V <sub>SUP2</sub>	Total supply voltage output side (V <sub>CC2</sub> - V <sub>EE2</sub> )	- 0.3	33	V
V <sub>OUTH</sub> , V <sub>OUTL</sub>	Voltage on the driver output pins referenced to GND2	V <sub>EE2</sub> - 0.3	V <sub>CC2</sub> +0.3	V
V <sub>IOP</sub>	Voltage on IO pins (ASC, ASC_EN, CLK, IN+, IN-, nCS, nFLT <sub>x</sub> , SDI, SDO) on primary side referenced to GND1	- 0.3	V <sub>CC1</sub> +0.3	V
V <sub>CLAMP</sub>	Voltage on the Miller clamp pin referenced to GND2	V <sub>EE2</sub> - 0.3	V <sub>CC2</sub> +0.3	V
V <sub>DESAT</sub>	Voltage on DESAT referenced to GND2	- 0.3	V <sub>CC2</sub> +0.3	V
V <sub>CECLP</sub>	Voltage on VCECLP referenced to GND2	V <sub>EE2</sub> - 0.3	V <sub>CC2</sub> +0.3	V
V <sub>REG1</sub>	Voltage on VREG1 referenced to GND1	- 0.3	2	V
V <sub>REG2</sub>	Voltage on VREG2 referenced to VEE2	- 0.3	2	V
V <sub>REF</sub>	Voltage on VREF referenced to GND2	- 0.3	5.5	V
V <sub>BST</sub>	Voltage on VBST referenced to OUTH	-0.3	5.3	V
V <sub>AI</sub>	Voltage on the analog inputs referenced to GND2	- 0.3	5.5	V
T <sub>J</sub>	Junction temperature	- 40	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	V
		Charged device model (CDM), per AEC Q100-011		±750	
		Corner pins (GND1 and VEE2)		±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC1</sub>	Supply voltage input side	3	5.5	5.5	V
V <sub>CC2</sub>	Positive supply voltage secondary side (V <sub>CC2</sub> - GND2)	15	30	30	V
V <sub>EE2</sub>	Negative supply voltage output side (V <sub>EE2</sub> - GND2)	- 12	0	0	V
V <sub>SUP2</sub>	Total supply voltage output side (V <sub>CC2</sub> - V <sub>EE2</sub> )	15	30	30	V
V <sub>IH</sub>	High-level IO voltage (ASC, ASC_EN, IN+, IN-, nCS, SCLK, SDI)	0.7*V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>	V
V <sub>IL</sub>	Low-level IO voltage (ASC, ASC_EN, IN+, IN-, nCS, SCLK, SDI)	0	0.3*V <sub>CC1</sub>	0.3*V <sub>CC1</sub>	V
I <sub>OHP</sub>	Source current for primary side outputs (nFLT <sub>2</sub> , SDO)			5	mA
I <sub>OLP</sub>	Sink current for primary side outputs (nFLT <sub>x</sub> , SDO)			5	mA
I <sub>OH</sub>	Driver output source current from OUTH <sup>(1)</sup>			15	A
I <sub>OL</sub>	Driver output sink current into OUTL <sup>(1)</sup>			15	A

## 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>AI*</sub>	Voltage on analog input (AI) pins referenced to GND2	0	V <sub>REF</sub> +0.1		V
V <sub>VREG1</sub>	Output voltage at VREG1 referenced to GND1 <sup>(2)</sup>		1.8		V
V <sub>VREG2</sub>	Output voltage at VREG2 referenced to VEE2 <sup>(3)</sup>		1.8		V
V <sub>VBST</sub>	Output voltage at VBST referenced to OUTH <sup>(4)</sup>		V <sub>cc2</sub> +4.5		V
V <sub>VREF</sub>	Voltage on the VREF pin vs GND2 <sup>(5)</sup>	0	4	4.1	V
CMTI	Common mode transient immunity rating (dV/dt rate across the isolation barrier)			100	kV/us
f <sub>PWM</sub>	PWM input frequency (IN+ and IN- pins)			50	kHz
f <sub>SPI</sub>	SPI clock frequency			4	MHz
T <sub>J</sub>	Maximum junction temperature	-40		150	°C
t <sub>PWM</sub>	PWM input pulse width (IN+ and IN- pins)	250			ns

(1) External gate resistor needs to be used to limit the max drive current to be not more than 15A.

(2) Connect a decoupling capacitor of 0.1uF+4.7uF between VREG1 and GND1. Do not connect external supply.

(3) Connect a decoupling capacitor of 0.1uF+4.7uF between VREG2 and VEE2. Do not connect external supply.

(4) Connect a decoupling capacitor of 100nF between VBST and OUTH. Do not connect external supply.

(5) Connect a decoupling capacitor of 1.0uF on the VREF pin.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		UCC5870/UCC5871	UNIT
		DWJ	
		36 SOIC	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	50.6	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	17.5	°C/W
R <sub>θ JB</sub>	Junction-to-board thermal resistance	21.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	20.2	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Power Ratings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation (both sides)	T <sub>A</sub> = 125C		500	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	T <sub>A</sub> = 125C		50	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	T <sub>A</sub> = 125C		450	mW

## 6.6 Insulation Specifications

PARAMETER	TEST CONDITIONS	SPECIFIC ATION	UNIT
<b>PACKAGE SPECIFICATIONS</b>			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	8 mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	8 mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 17 µm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	600 V

## 6.6 Insulation Specifications (continued)

PARAMETER		TEST CONDITIONS	SPECIFICATION	UNIT
	Material group	According to IEC60664-1	I	
	Overvoltage category	Rated mains voltage $\leq 600 \text{ V}_{\text{RMS}}$	I-IV	
		Rated mains voltage $\leq 1000 \text{ V}_{\text{RMS}}$	I-III	
<b>Test 1</b>				
$V_{\text{IORM}}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	$V_{\text{PK}}$
$V_{\text{IOWM}}$	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	1500	$V_{\text{RMS}}$
		DC voltage	2121	$V_{\text{DC}}$
$V_{\text{IOTM}}$	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ , $t=60\text{s}$ (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$ , $t=1\text{s}$ (100% production)	8000	$V_{\text{PK}}$
$V_{\text{IOSM}}$	Maximum surge isolation voltage	Test method per IEC 62368-1, 1.2/50 $\mu\text{s}$ waveform, $V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}}$	8000	$V_{\text{PK}}$
$q_{\text{pd}}$	Apparent charge	Method a: After I/O safety test subgroup 2/3, $V_{\text{ini}} = V_{\text{IOTM}}$ , $t_{\text{ini}} = 60 \text{ s}$ ; $V_{\text{pd(m)}} = 1.2 \times V_{\text{IORM}}$ , $t_m = 10 \text{ s}$	$\leq 5$	pC
		Method a: After environmental tests subgroup 1, $V_{\text{ini}} = V_{\text{IOTM}}$ , $t_{\text{ini}} = 60 \text{ s}$ ; $V_{\text{pd(m)}} = 1.6 \times V_{\text{IORM}}$ , $t_m = 10 \text{ s}$	$\leq 5$	
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}$ , $t_{\text{ini}} = 1 \text{ s}$ ; $V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}$ , $t_m = 1 \text{ s}$	$\leq 5$	
<b>Test 2</b>				
$C_{\text{IO}}$	Barrier capacitance, input to output <sup>(2)</sup>	$V_{\text{IO}} = 0.4 \times \sin(2 \pi ft)$ , $f = 1 \text{ MHz}$	2	pF
$R_{\text{IO}}$	Insulation resistance, input to output <sup>(2)</sup>	$V_{\text{IO}} = 500 \text{ V}$ , $T_A = 25^\circ\text{C}$	$10^{12}$	$\Omega$
		$V_{\text{IO}} = 500 \text{ V}$ , $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$10^{11}$	
		$V_{\text{IO}} = 500 \text{ V}$ at $T_S = 150^\circ\text{C}$	$10^9$	
$V_{\text{ISO}}$	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = V_{\text{RMS}}$ , $t = 60 \text{ s}$ (qualification), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = V_{\text{RMS}}$ , $t = 1 \text{ s}$ (100% production)		$V_{\text{RMS}}$

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.
- (2) All pins on each side of the barrier tied together creating a two-pin device.

## 6.7 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>36-DWJ PACKAGE</b>						
$I_s$	Safety output supply current	$R_{\theta JA} = 50.6^\circ\text{C/W}$ , $V_{\text{VCC2}} = 15\text{V}$ , $T_J = 150^\circ\text{C}$ , $T_A = 25^\circ\text{C}$			164	mA
		$R_{\theta JA} = 50.6^\circ\text{C/W}$ , $V_{\text{VCC2}} = 30\text{V}$ , $T_J = 150^\circ\text{C}$ , $T_A = 25^\circ\text{C}$			82	
$P_s$	Safety input power	$R_{\theta JA} = 50.6^\circ\text{C/W}$ , $T_J = 150^\circ\text{C}$ , $T_A = 25^\circ\text{C}$			83	mW
$P_s$	Safety output power	$R_{\theta JA} = 50.6^\circ\text{C/W}$ , $T_J = 150^\circ\text{C}$ , $T_A = 25^\circ\text{C}$			2460	mW
$P_s$	Safety total power	$R_{\theta JA} = 50.6^\circ\text{C/W}$ , $T_J = 150^\circ\text{C}$ , $T_A = 25^\circ\text{C}$			2543	mW

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>S</sub>	Maximum safety temperature			150	°C

- (1) The maximum safety temperature, TS, has the same value as the maximum junction temperature, TJ, specified for the device. The IS and PS parameters represent the safety current and safety power respectively. The maximum limits of IS and PS should not be exceeded. These limits vary with the ambient temperature, TA. The junction-to-air thermal resistance, R<sub>θ JA</sub>, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter: TJ = TA + R<sub>θ JA</sub> × P, where P is the power dissipated in the device. TJ(max) = TS = TA + R<sub>θ JA</sub> × PS, where TJ(max) is the maximum allowed junction temperature. PS = IS × VI, where VI is the maximum input voltage.

## 6.8 Electrical Characteristics

Over recommended operating conditions unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>					
V <sub>IT+</sub> (UVLO1)	UVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 0	2.6	2.75	2.9
V <sub>IT+</sub> (UVLO1)	UVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 1	4.5	4.65	4.8
V <sub>IT-</sub> (UVLO1)	UVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 0	2.3	2.45	2.6
V <sub>IT-</sub> (UVLO1)	UVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 1	4.2	4.35	4.5
V <sub>HYS</sub> (UVLO1)	UVLO threshold hysteresis of V <sub>CC1</sub>		0.30		V
t <sub>UVLO1</sub>	VCC1 UVLO detection deglitch time		20		μs
V <sub>IT-</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 0	3.7	3.85	4.0
V <sub>IT-</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 1	5.2	5.35	5.5
V <sub>IT+</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 0	4.0	4.15	4.3
V <sub>IT+</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 1	5.5	5.65	5.8
V <sub>HYS</sub> (OVLO1)	OVLO threshold hysteresis of V <sub>CC1</sub>		0.30		V
t <sub>OVLO1</sub>	VCC1 OVLO detection deglitch time		20		μs
V <sub>IT+</sub> (UVLO2)	UVLO threshold voltage of V <sub>CC2</sub> rising with reference to GND2	UVLO2TH = 00b	15.2	16	16.8
		UVLO2TH = 01b	13.3	14	14.7
		UVLO2TH = 10b	11.4	12	12.6
		UVLO2TH = 11b	9.5	10	10.5
V <sub>IT-</sub> (UVLO2)	UVLO threshold voltage of V <sub>CC2</sub> falling with reference to GND2	UVLO2TH = 00b	14.25	15	15.75
		UVLO2TH = 01b	12.35	13	13.65
		UVLO2TH = 10b	10.45	11	11.55
		UVLO2TH = 11b	8.55	9	9.45
V <sub>HYS</sub> (UVLO2)	UVLO threshold voltage hysteresis of V <sub>CC2</sub>		1		V
t <sub>UVLO2</sub>	VCC2 UVLO detection deglitch time		20		μs
V <sub>IT-</sub> (OVLO2)	OVLO threshold voltage of V <sub>CC2</sub> falling with reference to GND2	OVLO2TH = 00b	21.85	23	24.15
		OVLO2TH = 01b	19.95	21	22.05
		OVLO2TH = 10b	18.05	19	19.95
		OVLO2TH = 11b	16.15	17	17.85

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT^+}$ (OVLO2)	OVLO threshold voltage of $V_{CC2}$ rising with reference to GND2	OVLO2TH = 00b	22.8	24	25.2	V
		OVLO2TH = 01b	20.9	22	23.1	V
		OVLO2TH = 10b	19	20	21	V
		OVLO2TH = 11b	17.1	18	18.9	V
$V_{HYS}$ (OVLO2)	OVLO threshold voltage hysteresis of $V_{CC2}$			1		V
$t_{OVLO2}$	VCC2 OVLO detection blanking time			20		$\mu s$
$V_{IT^-}$ (UVLO3)	UVLO threshold voltage of $V_{EE2}$ falling with reference to GND2	UVLO3TH = 00b	-3.15	-3	-2.85	V
		UVLO3TH = 01b	-5.25	-5	-4.75	V
		UVLO3TH = 10b	-8.4	-8	-7.6	V
		UVLO3TH = 11b	-10.5	-10	-9.5	V
$V_{IT^+}$ (UVLO3)	UVLO threshold voltage of $V_{EE2}$ rising with reference to GND2	UVLO3TH = 00b	-2.1	-2	-1.9	V
		UVLO3TH = 01b	-4.2	-4	-3.8	V
		UVLO3TH = 10b	-7.35	-7	-6.65	V
		UVLO3TH = 11b	-9.45	-9	-8.55	V
$V_{HYS}$ (UVLO3)	UVLO threshold voltage hysteresis of $V_{EE2}$			1		V
$t_{UVLO3}$	VEE2 UVLO detection blanking time			20		$\mu s$
$V_{IT^+}$ (OVLO3)	OVLO threshold voltage of $V_{EE2}$ rising with reference to GND2	OVLO3TH = 00b	-5.25	-5	-4.75	V
		OVLO3TH = 01b	-7.35	-7	-6.65	V
		OVLO3TH = 10b	-10.5	-10	-9.5	V
		OVLO3TH = 11b	-12.6	-12	-11.4	V
$V_{IT^-}$ (OVLO3)	OVLO threshold voltage of $V_{EE2}$ falling with reference to GND2	OVLO3TH = 00b	-6.3	-6	-5.7	V
		OVLO3TH = 01b	-8.4	-8	-7.6	V
		OVLO3TH = 10b	-11.55	-11	-10.45	V
		OVLO3TH = 11b	-13.65	-13	-12.35	V
$V_{HYS(OVLO3)}$	OVLO threshold voltage hysteresis of $V_{EE2}$			1		V
$t_{OVLO3}$	VEE2 OVLO detection blanking time			20		$\mu s$
$I_{QVCC1}$	Quiescent Current of $V_{CC1}$	No switching, $V_{CC1} = 5V$			7.7	mA
$I_{QVCC2}$	Quiescent Current of $V_{CC2}$	No switching, $V_{CC2} = 20V$ , $VEE2 = -10V$			15	mA
$I_{QVEE2}$	Quiescent Current of $VEE2$	No switching, $V_{CC2} = 20V$ , $VEE2 = -10V$			15	mA
$t_{RP(VCC1)}$	Slew rate of $V_{CC1}$				0.1	$V/\mu s$
$t_{RP(VCC2)}$	Slew rate of $V_{CC2}$				0.1	$V/\mu s$
$t_{RP(VEE2)}$	Slew rate of $VEE2$				0.1	$V/\mu s$
<b>LOGIC IO</b>						
$V_{IH}$	Input-high threshold voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	Input rising, $V_{CC1} = 3.3V$			0.7* $V_{CC1}$	V
	Input-high threshold voltage of secondary IO in ASC mode (AI5, and AI6)	Input rising, VREF=4V			3.0	V
$V_{IL}$	Input-low threshold voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	$V_{CC1} = 3.3V$			0.3* $V_{CC1}$	V
	Input-low input-threshold voltage of secondary IO in ASC mode (AI5 and AI6)	Input falling			1.5	V

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{HYS(IN)}$	Input hysteresis voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	$V_{CC1}=3.3V$		$0.1*V_{CC1}$		V	
	Input hysteresis voltage of secondary IO in ASC mode (AI5, and AI6)			0.5		V	
$I_{LI}$	Leakage current on the input IO pins ASC, ASC_EN, IN+, IN-, CLK, and SDI	$V_{IO} = GND1$ , $V_{IO}$ is the voltage on IO pins		5		$\mu A$	
	Leakage current on nCS	$V_{IO} = V_{CC1}$ , $V_{IO}$ is the voltage on IO pins		5		$\mu A$	
$R_{PUI}$	Pullup resistance for nCS			40	100	$k\Omega$	
$R_{PDI}$	Pulldown resistance for ASC, ASC_EN, IN+, IN-, CLK, and SDI			40	100	$k\Omega$	
	Pulldown resistance for AI5 and AI6 in ASC mode			800	1200	$k\Omega$	
$V_{OH}$	Output logic-high voltage (SDO)	4.5mA output current, $V_{CC1} = 5V$		$0.9*V_{CC1}$		V	
$V_{OL}$	Output logic-low voltage (nFLT1, nFLT2, and SDO)	4.5mA sink current, $V_{CC1} = 5V$		$0.1*V_{CC1}$		V	
$f_{DOUT}$	Output frequency of DOUT pin	FREQ_DOUT = 00b		13.9		kHz	
		FREQ_DOUT = 01b		27.8		kHz	
		FREQ_DOUT = 10b		55.7		kHz	
		FREQ_DOUT = 11b		111.4		kHz	
$D_{DOUT}$	Duty of DOUT	$V_{AI^*} = 0.36 V$		10		%	
		$V_{AI^*} = 1.8 V$		50		%	
		$V_{AI^*} = 3.24 V$		90		%	
$I_{LO}$	Leakage current on pin nFLT*	$nFLT^* = HiZ$ , $V_{CC1}$ on nFLT* pin		- 5	5	$\mu A$	
	Leakage current on pin SDO	nCS = 1		- 5	5	$\mu A$	
$R_{PUO}$	Pullup resistance for pin nFLT*			40	100	$k\Omega$	
<b>DRIVER STAGE</b>							
$V_{OUTH}$	High-level output voltage (OUT and OUTH)	$I_{OUT} = -100 mA$		$V_{CC2} - 0.033$		V	
$V_{OUTL}$	Low-level output voltage (OUT and OUTL)	$I_{OUT} = 100 mA$		33		mV	
$I_{OUTH}$	Gate driver high output current	$IN+ = high$ , $IN- = low$ , $V_{CC2} - V_{OUTH} = 5 V$		15		A	
$I_{OUTL}$	Gate driver low output current	$IN- = low$ , $IN+ = high$ , $V_{OUTL} - VEE2 = 5 V$		15		A	
$I_{STO}$	Driver low output current during SC and OC faults	$V_{OUTL} - VEE2 = 6 V$ and $STO\_CURR = 00b$ , $100^\circ C$ to $150^\circ C$		0.24	0.3	0.36	A
		$V_{OUTL} - VEE2 = 6 V$ and $STO\_CURR = 01b$ , $100^\circ C$ to $150^\circ C$		0.48	0.6	0.72	A
		$V_{OUTL} - VEE2 = 6 V$ and $STO\_CURR = 10b$ , $100^\circ C$ to $150^\circ C$		0.72	0.9	1.08	A
		$V_{OUTL} - VEE2 = 6 V$ and $STO\_CURR = 11b$ , $100^\circ C$ to $150^\circ C$		0.96	1.2	1.44	A
<b>ACTIVE MILLER CLAMP</b>							
$V_{CLP}$	Low-level clamp voltage (internal Miller clamp)	$I_{CLP} = 100 mA$		100		mV	
	Miller clamp current	$MCLPTH=11b$ , $V_{CLAMP} = V_{EE2} + 4 V$		3.2		A	

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{CLPTH}$	Clamp threshold voltage with reference to VEE2	$MCLPTH = 00b$	1.2	1.5	1.8	V
		$MCLPTH = 01b$	1.6	2	2.5	V
		$MCLPTH = 10b$	2.25	3	3.75	V
		$MCLPTH = 11b$	3	4	5	V
$V_{ECLP}$	CLAMP output voltage in external Miller clamp mode		4.5	5	5.5	V
$R_{ECLP\_PD}$	CLAMP pull-down resistance in external Miller clamp mode			13		$\Omega$
$R_{ECLP\_PU}$	CLAMP pull-up resistance in external Miller clamp mode			13		$\Omega$
<b>SHORT CIRCUIT CLAMPING</b>						
$V_{CLP-OUT}$	Clamping voltage ( $V_{OUTH} - V_{CC2}$ , $V_{CLAMP} - V_{CC2}$ )	IN+= high, IN- = low, $t_{CLP} = 10\mu s$ , $I_{OUTH}$ or $I_{CLAMP} = 500\text{ mA}$		0.8	1.6	V
<b>ACTIVE PULLDOWN</b>						
$V_{OUTSD}$	Active shut-down voltage on OUTL	$I_{OUTL} = 30\text{mA}$ , $V_{CC2} = \text{open}$			1.55	V
$V_{OUTSD}$	Active shut-down voltage on OUTL	$I_{OUTL} = 0.1 \times I_{OUTL}$ , $V_{CC2} = \text{open}$			2.5	V
<b>DESAT SHORT-CIRCUIT PROTECTION</b>						
$V_{DESATH}$	DESAT detection threshold voltage with respect to GND2	$DESATH = 0000b$	2.25	2.5	2.75	V
		$DESATH = 0001b$	2.7	3	3.3	V
		$DESATH = 0010b$	3.15	3.5	3.85	V
		$DESATH = 0011b$	3.6	4	4.4	V
		$DESATH = 0100b$	4.05	4.5	4.95	V
		$DESATH = 0101b$	4.5	5	5.5	V
		$DESATH = 0110b$	4.95	5.5	6.05	V
		$DESATH = 0111b$	5.4	6	6.6	V
		$DESATH = 1000b$	5.85	6.5	7.15	V
		$DESATH = 1001b$	6.3	7	7.7	V
		$DESATH = 1010b$	6.75	7.5	8.25	V
		$DESATH = 1011b$	7.2	8	8.8	V
		$DESATH = 1100b$	7.65	8.5	9.35	V
		$DESATH = 1101b$	8.1	9	9.9	V
		$DESATH = 1110b$	8.55	9.5	10.45	V
		$DESATH = 1111b$	9	10	11	V
$V_{DESATL}$	DESAT voltage with respect to GND2 when OUTL is driven low				1	V
$I_{CHG}$	Blanking capacitor charging current	$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$ , $\text{DESAT\_CHG\_CURR} = 00b$	0.555	0.6	0.645	mA
		$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$ , $\text{DESAT\_CHG\_CURR} = 01b$	0.6475	0.7	0.7525	mA
		$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$ , $\text{DESAT\_CHG\_CURR} = 10b$	0.74	0.8	0.86	mA
		$V(\text{DESAT}) - \text{GND2} = 2\text{ V}$ , $\text{DESAT\_CHG\_CURR} = 11b$	0.925	1	1.075	mA
$I_{DCHG}$	Blanking capacitor discharging current	$V(\text{DESAT}) - \text{GND2} = 6\text{ V}$		14		mA
$t_{LEB}$	DESAT leading edge blanking time		127	158	250	ns
$t_{DESLFT}$	DESAT pin glitch filter	DESAT_DEGLITCH=0	90	158	190	ns
$t_{DESFLLT}$	DESAT pin glitch filter	DESAT_DEGLITCH=1	270	316	401	ns

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DESAT}$ (90%)	DESAT protection reaction time from event to action (includes deglitch time)	$V_{DESAT} > V_{DESATth}$ to VOUTL 90% of VCC2, $C_{LOAD} = 1\text{nF}$ , DESAT_DEGLITCH=0			160 + $t_{DESLT}$	ns
<b>OVERCURRENT PROTECTION</b>						
$V_{OCTh}$	Over current detection threshold voltage	OCTH = 0000b	170	200	225	mV
		OCTH = 0001b	220	250	275	mV
		OCTH = 0010b	270	300	330	mV
		OCTH = 0011b	315	350	375	mV
		OCTH = 0100b	360	400	440	mV
		OCTH = 0101b	410	450	475	mV
		OCTH = 0110b	460	500	525	mV
		OCTH = 0111b	520	550	575	mV
		OCTH = 1000b	570	600	630	mV
		OCTH = 1001b	610	650	690	mV
		OCTH = 1010b	660	700	740	mV
		OCTH = 1011b	710	750	790	mV
		OCTH = 1100b	760	800	840	mV
		OCTH = 1101b	807	850	893	mV
		OCTH = 1110b	855	900	945	mV
		OCTH = 1111b	902	950	998	mV
$V_{SCTh}$	Short circuit protection threshold	SCTH = 00b	460	500	530	mV
		SCTH = 01b	700	750	785	mV
		SCTH = 10b	945	1000	1050	mV
		SCTH = 11b	1185	1250	1312	mV
$t_{SCBLK}$	Short circuit protection blanking time with reference to system clock	SC_BLK = 00b		100		ns
		SC_BLK = 01b		200		ns
		SC_BLK = 10b		400		ns
		SC_BLK = 11b		800		ns
$t_{OCBLK}$	Over current protection blanking time with reference to system clock	OC_BLK = 000b		500		ns
		OC_BLK = 001b		1000		ns
		OC_BLK = 010b		1500		ns
		OC_BLK = 011b		2000		ns
		OC_BLK = 100b		2500		ns
		OC_BLK = 101b		3000		ns
		OC_BLK = 110b		5000		ns
		OC_BLK = 111b		10000		ns
$t_{SCFLT}$	Short circuit protection deglitch filter		50	150	200	ns
$t_{OCFLT}$	Over current protection deglitch filter		50	150	200	ns
$t_{SC(90\%)}$	Short circuit protection reaction time from event to action (includes deglitch time)	$V_{Alx} > V_{SCTh}$ to VOUTL at 90% of VCC2, $C_{LOAD} = 1\text{nF}$ , $t_{SCBLK}$ expired			175 + $t_{SCFLT}$	ns
$t_{OC(90\%)}$	Over current protection reaction time from event to action (includes deglitch time)	$V_{Alx} > V_{OCTh}$ to VOUTL at 90% of VCC2, $C_{LOAD} = 1\text{nF}$ , $t_{OCBLK}$ expired			175 + $t_{OCFLT}$	ns
<b>TWO-LEVEL TURN-OFF PLATEAU VOLTAGE LEVEL</b>						

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{2\text{LOFF}}$	Plateau voltage (with respect to GND2) during two-level turnoff	2LOFF_VOLT = 000b	5	6	7	V
		2LOFF_VOLT = 001b	6	7	8	V
		2LOFF_VOLT = 010b	7	8	9	V
		2LOFF_VOLT = 011b	8	9	10	V
		2LOFF_VOLT = 100b	9	10	11	V
		2LOFF_VOLT = 101b	10	11	12	V
		2LOFF_VOLT = 110b	11	12	13	V
		2LOFF_VOLT = 111b	12	13	14	V
$t_{2\text{LOFF}}$	Plateau voltage during two-level turnoff hold time	2LOFF_TIME = 000b		150		ns
		2LOFF_TIME = 001b		300		ns
		2LOFF_TIME = 010b		450		ns
		2LOFF_TIME = 011b		600		ns
		2LOFF_TIME = 100b		1000		ns
		2LOFF_TIME = 101b		1500		ns
		2LOFF_TIME = 110b		2000		ns
		2LOFF_TIME = 111b		2500		ns
$I_{2\text{LOFF}}$	Discharge current for transition to plateau voltage level	2LOFF_CURR = 00b, 100°C to 150°C	0.24	0.3	0.36	A
		2LOFF_CURR = 01b, 100°C to 150°C	0.48	0.6	0.72	A
		2LOFF_CURR = 10b, 100°C to 150°C	0.72	0.9	1.08	A
		2LOFF_CURR = 11b, 100°C to 150°C	0.96	1.2	1.44	A
<b>HIGH VOLTAGE CLAMPING</b>						
$V_{CECLPTH}$	VCE clamping threshold with respect to VEE2		1.5	2.2	2.9	V
$V_{CECLPHY_s}$	VCE clamping threshold hysteresis			200		mV
$t_{VCECLP}$	VCE clamping intervention-time			30		ns
$t_{VCECLP\_HLD}$	VCE clamping hold on time	VCE_CLMP_HLD_TIME = 00b		100		ns
		VCE_CLMP_HLD_TIME = 01b		200		ns
		VCE_CLMP_HLD_TIME = 10b		300		ns
		VCE_CLMP_HLD_TIME = 11b		400		ns
<b>OVERTEMPERATURE PROTECTION</b>						
$T_{SD\_SET}$	Overtemperature protection set for driver		155			°C
$T_{SD\_CLR}$	Overtemperature protection clear for driver		135			°C
$T_{WN\_SET}$	Overtemperature warning set for driver		130			°C
$T_{WN\_CLR}$	Overtemperature warning clear for driver		110			°C
$T_{HYS}$	Hysteresis for thermal comparators			20		°C
$I_{TO}$	Bias current for temp sensing diode for pins AI1, AI3, and AI5	TEMP_CURR = 00b, $T_j = 100\text{C to } 150\text{C}$	0.097	0.1	0.103	mA
		TEMP_CURR = 01b, $T_j = 100\text{C to } 150\text{C}$	0.291	0.3	0.309	mA
		TEMP_CURR = 10b, $T_j = 100\text{C to } 150\text{C}$	0.582	0.6	0.618	mA
		TEMP_CURR = 11b, $T_j = 100\text{C to } 150\text{C}$	0.97	1	1.03	mA

## 6.8 Electrical Characteristics (continued)

Over recommended operating conditions unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{PS\_TSDTH}$	The threshold of power switch over temperature protection.	TSDTH_PS = 000b	0.95	1	1.05	V
		TSDTH_PS = 001b	1.1875	1.25	1.3125	V
		TSDTH_PS = 010b	1.425	1.5	1.575	V
		TSDTH_PS = 011b	1.6625	1.75	1.8375	V
		TSDTH_PS = 100b	1.9	2	2.1	V
		TSDTH_PS = 101b	2.1375	2.25	2.3625	V
		TSDTH_PS = 110b	2.375	2.5	2.625	V
		TSDTH_PS = 111b	2.6125	2.75	2.8875	V
$t_{PS\_TSDFL_T}$	Power switch thermal shutdown deglitch time	PS_TSD_DEGLITCH = 00b		250		ns
		PS_TSD_DEGLITCH = 01b		500		ns
		PS_TSD_DEGLITCH = 10b		750		ns
		PS_TSD_DEGLITCH = 11b		1000		ns
<b>GATE VOLTAGE MONITOR</b>						
$V_{GMH}$	Gate monitor threshold value with reference to VCC2	IN+= high and IN- = low	- 4	- 3	- 2	V
$V_{GML}$	Gate monitor threshold value with reference to VEE2	IN + = low and IN- = high	2	3	4	V
$t_{GMBLK}$	Gate voltage monitor blanking time after driver receives PWM transition	GM_BLK = 00b		500		ns
		GM_BLK = 01b		1000		ns
		GM_BLK = 10b		2500		ns
		GM_BLK = 11b		4000		ns
$t_{GMFLT}$	Gate voltage monitor deglitch time			250		ns
$I_{VGTHM}$	Charge current for VGTH measurement	VCC2 - VOUTH = 10V		2		mA
$t_{dVGTHM}$	Delay time between VGTH measurement control command to gate voltage sampling point.			2300		μs
<b>ADC</b>						
FSR	Full scale input voltage range for A1 to A6		0	3.6	3.636	V
$V_{REF}$	Required voltage for external VREF	Accuracy of external reference directly affects the accuracy of the ADC		4		V
	Internal VREF output voltage			4		V
INL	Integral non-linearity	External reference, VREF = 4V	-1.2		1.2	LSB
		Internal reference	-4		9	LSB
DNL	Differential non-linearity	External reference, VREF = 4V	-0.75		0.75	LSB
		Internal reference	-0.75		0.75	LSB
$t_{ADREFEXT}$	External ADC reference turn on delay time from VCC2 > V <sub>IT-(UVLO2)</sub>	V <sub>IT-(UVLO2)</sub> to 10% of VREF	10			μs
$I_{TO2}$	Pull up current on AI2,4,6 pins	$V_{AI2,4,6} = VREF/2$ , ITO2_EN=H		10	15	μA
$t_{hybrid}$	IN+ hold time to cause switchover between center mode and edge mode	ADC in hybrid mode configuration		0.4		ms
$t_{CONV}$	Time to complete ADC conversion			5.1		μs
$t_{RR}$	Time between ADC conversions in Edge mode	ADC in edge mode or hybrid mode (after $t_{HYBRID}$ ) configuration		7.5		μs

## 6.9 SPI Timing Requirements

		MIN	NOM	MAX	UNIT
$f_{\text{SPI}}$	SPI clock frequency <sup>(1)</sup>			4	MHz
$t_{\text{CLK}}$	SPI clock period <sup>(1)</sup>	250			ns
$t_{\text{CLKH}}$	CLK logic high duration <sup>(1)</sup>	90			ns
$t_{\text{CLKL}}$	CLK logic low duration <sup>(1)</sup>	90			ns
$t_{\text{SU\_NCS}}$	time between falling edge of nCS and rising edge of CLK <sup>(1)</sup>	50			ns
$t_{\text{SU\_SDI}}$	setup time of SDI before the falling edge of CLK <sup>(1)</sup>	30			ns
$t_{\text{HD\_SDI}}$	SDI data hold time <sup>(1)</sup>	45			ns
$t_{\text{D\_SDO}}$	time delay from rising edge of CLK to data valid at SDO <sup>(1)</sup>			60	ns
$t_{\text{HD\_SDO}}$	SDO output hold time <sup>(1)</sup>	40			ns
$t_{\text{HD\_NCS}}$	time between the falling edge of CLK and rising edge of nCS <sup>(1)</sup>	50			ns
$t_{\text{HI\_NCS}}$	SPI transfer inactive time <sup>(1)</sup>	250			ns
$t_{\text{ACC}}$	nCS low to SDO out of high impedance <sup>(1)</sup>	60	80		ns
$t_{\text{DIS}}$	time between rising edge of nCS and SDO in tri-state <sup>(1)</sup>	30	50		ns

(1) Ensured by bench characterization.

## 6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_r$	OUTH rise time	$C_{\text{LOAD}} = 10 \text{ nF}$		150	ns
$t_f$	OUTL fall time	$C_{\text{LOAD}} = 10 \text{ nF}$		150	ns
$t_{\text{PLH}}, t_{\text{PHL}}$	Propagation delay from INP to OUTx	$C_{\text{LOAD}} = 0.1 \text{ nF}, t_{\text{GLITCH\_IO}} = 00b$		150	ns
$t_{\text{sk(p)}}$	Pulse skew $ t_{\text{PHL}} - t_{\text{PLH}} $	$C_{\text{LOAD}} = 0.1 \text{ nF}$	20	50	ns
$t_{\text{sk-pp}}$	Part-to-part skew - same edge	$C_{\text{LOAD}} = 0.1 \text{ nF}$	20	50	ns
$f_{\text{max}}$	Maximum switching frequency	$C_{\text{LOAD}} = 0.1 \text{ nF}, \text{ADC disabled}$		50	kHz
$t_{\text{dFLT1}}$	Delay from fault detection to nFLT1 pin goes LOW.	$C_{\text{LOAD}} = 100 \text{ pF}, R_{\text{EPU}} = 10 \text{ k}\Omega$		5	$\mu \text{ s}$
$t_{\text{dFLT2}}$	Delay from fault detection to nFLT2 pin goes LOW.	$C_{\text{LOAD}} = 100 \text{ pF}, R_{\text{EPU}} = 10 \text{ k}\Omega$		25	$\mu \text{ s}$
$t_{\text{ASC\_EN}}$	Required hold time for ASC after ASC_EN transition			1	$\mu \text{ s}$
$t_{\text{ASC\_DLY}}$	Delay from the ASC edge to OUTx transition (primary side)	ASC rising	2		$\mu \text{ s}$
$t_{\text{ASC\_DLY}}$	Delay from the ASC edge to OUTx transition (secondary side)	ASC falling	0.1		$\mu \text{ s}$
		AI6 rising	1.8		$\mu \text{ s}$
$t_{\text{ASC\_DLY}}$	Delay from the AI6 (ASC) edge to OUTx transition (secondary side)	AI6 falling	0.3		$\mu \text{ s}$
$t_{\text{MUTE}}$	PWM input mute time in case of DESAT, SC, and PS_TSD fault	$\text{PWM\_MUTE\_EN} = 1$	10		ms
$t_{\text{GLITCH\_IO}}$	Deglitch time for the primary side IO pins (exclude nCS, CLK, SDI, and SDO pins)	IO_DEGLITCH = 00b	0		ns
		IO_DEGLITCH = 01b	70		ns
		IO_DEGLITCH = 10b	140		ns
		IO_DEGLITCH = 11b	210		ns
$t_{\text{DEAD}}$	Dead time for shoot through protection	TDEAD = 000000b	0		ns
		TDEAD = 000001b	93	105	154
		TDEAD = 000010b	159	175	228
		TDEAD = 000011b	225	245	302
		TDEAD = 000100b	291	315	376
		TDEAD = 111111b	4178.3	4445	4748.8

## 6.10 Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{STARTUP}$	System start-up time (from power ready to nFLTx pins go high)			5	ms
$t_{VREGxOV}$	VREG1 and VREG2 overvoltage detection deglitch time			30	$\mu s$

## 6.11 Typical Characteristics




图 6-1.  $I_{OUTH}$  vs. Temperature图 6-2.  $I_{OUTL}$  vs. Temperature

图 6-3. Internal Miller Clamp Current vs. Temperature




图 6-4. VCC1 Quiescent Current vs. Temperature




图 6-5. VCC2 Quiescent Current vs. Temperature





图 6-6. Propagation Delay vs. Temperature

## 6.11 Typical Characteristics (continued)



## 6.11 Typical Characteristics (continued)




图 6-13. VEE2 OVLO Error vs. Temperature




图 6-14. DESAT Threshold Error vs. Temperature




图 6-15. OC Threshold Error vs. Temperature




图 6-16. SC Threshold Error vs. Temperature




图 6-17. Overcurrent Protection Response Time vs. Temperature




图 6-18. VCECLP Intervention Time vs. Temperature

## 6.11 Typical Characteristics (continued)




图 6-19. nFLT1 Response Time vs Temperature

## 7 Layout

### 7.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the device.

#### 7.1.1 Component Placement

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCC1 and GND1 pins and between the VCC2, VEE2 and GND2 pins to support high peak currents when turning on the external power transistor.
- Place the VBST and VREF caps as close to the device as possible.

#### 7.1.2 Grounding Considerations

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This decreases the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the diode by the VCC2 bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

#### 7.1.3 High-Voltage Considerations

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC51870's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the high-side and low-side drivers could operate with a DC-link voltage up to 1000 VDC, one should try to increase the creepage distance of the PCB layout between the high and low-side PCB traces.

#### 7.1.4 Thermal Considerations

- The power dissipated by the device is directly proportional to the drive voltage, heavy capacitive loading, and/or high switching frequency. Proper PCB layout helps dissipate heat from the device to the PCB and minimize junction to board thermal impedance ( $\theta_{JB}$ ).
- Increasing the PCB copper connecting to VCC2 and VEE2 is recommended, with priority on maximizing the connection to VEE2. However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VCC2 and VEE2 to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.

## 7.2 Layout Example




图 7-1. Layout Example

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

- [Digital Isolator Design Guide](#)
- [Isolation Glossary](#)
- [Documentation available to aid ISO 26262 system design up to ASIL D](#)

### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.4 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[《使用条款》](#)。

### 8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC5871QDWJQRQ1	ACTIVE	SSOP	DWJ	36	750	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC5871Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE OUTLINE

DWJ0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



## NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

# EXAMPLE BOARD LAYOUT


DWJ0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 8X



4224151/B 04/2018

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DWJ0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 8X

4224151/B 04/2018

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司