







TUSB217A-Q1

ZHCSM73 SEPTEMBER 2021

具有 DCP 和 CDP 控制器的 TUSB217A-Q1 USB 2.0 高速信号调节器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 2:
 - 40°C 至 105°C T_A
- 宽电源电压范围: 2.3V 至 6.5V
- 超低 USB 断开和关断功耗
- 可提供 USB 2.0 高速信号调节
- 与 USB 2.0、OTG 2.0 和 BC 1.2 兼容
- 支持低速、全速和高速信号传输
- 集成 BC 1.2 充电下行端口 (CDP) 和专用充电端口 (DCP) 的控制器可按每个 DCP/CDP 引脚自动变化
- 主机/器件无关
- 支持长达 5m 的电缆
 - 通过外部下拉电阻器值实现四种可选的信号增强 (边沿升压与直流升压)设置
 - 通过上拉或下拉实现三种可选的 RX 均衡设置, 以补偿高损耗应用中的 ISI 抖动
- 支持长达 10m 的电缆和两台 TUSB217A-Q1 器件
- 可扩展解决方案 器件可通过菊花链连接,以用于 高损耗应用
- RWB 与 TUSB214 和 TUSB216 引脚兼容

2 应用

- 汽车信息娱乐系统与仪表组
- 汽车音响主机
- 有源电缆、电缆扩展器、背板

3 说明

TUSB217A-Q1 是第三代 USB 2.0 高速信号调节器, 旨在补偿传输通道中的交流损失(由于电容性负载)和 直流损失(由于电阻性负载)。

TUSB217A-Q1 采用了专利设计,可通过边缘加速器来 对 USB 2.0 高速信号的传输边缘进行加速,并通过直 流升压功能来提高静态电平。此外, TUSB217A-Q1 还 具有预均衡功能,可提高接收器的灵敏度并补偿较长线 缆应用中的码间串扰 (ISI) 抖动。USB 低速和全速信号 特征不受 TUSB217A-Q1 的影响。

TUSB217A-Q1 可在不改变数据包计时或不增加传播延 迟的情况下提高信号质量。


TUSB217A-Q1 可使用长达 5 米的线缆帮助系统通过 USB 2.0 高速近端眼图合规性测试。

TUSB217A-Q1 与 USB On-The-Go (OTG) 和电池充电 (BC 1.2) 协议兼容。集成的 BC 1.2 电池充电控制器可 通过控制引脚启用。

器件信息

	nn	
器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
TUSB217A-Q1	X2QFN (12RWB)	1.60mm x 1.60mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图

English Data Sheet: SLLSFK6



Table of Contents

1 特性 1	8.3 Feature Description	10
2 应用		10
3 说明 1	8.5 TUSB217A-Q1 Registers	
4 Revision History2	9 Application and Implementation	
5 Device Comparison	0 4 A I' 4' I f 4'	15
6 Pin Configuration and Functions4		15
7 Specifications6	40 Daa. Oa.l. Da.a.aa.a.a.a.a.l.	23
7.1 Absolute Maximum Ratings6	44 14	<mark>24</mark>
7.2 ESD Ratings	44 4 L =	24
7.3 Recommended Operating Conditions6	11.2 Layout Example	
7.4 Thermal Information6		25
7.5 Electrical Characteristics	· · · · · · · · · · · · · · · · · · ·	25
7.6 Switching Characteristics		25
7.7 Timing Requirements9		25
8 Detailed Description10		25
8.1 Overview		
8.2 Functional Block Diagram10		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
September 2021	*	Initial Release



5 Device Comparison

	TUSB211-Q1	TUSB212-Q1	TUSB214-Q1	TUSB216-Q1	TUSB217A-Q1
Supply (V)	3.3	3.3	3.3	2.3 to 6.5	2.3 to 6.5
DC Boost		3 levels	3 levels	Tandem with AC Boost	Tandem with AC Boost
RX pre-equalization for ISI compensation				3 levels	3 levels
Charging Downstream Port (CDP) controller			Always ON	Pin Controlled	Always ON. Dynamically selected by DCP/CDP pin
Dedicated Charging Port (DCP) controller					Always ON. Dynamically selected by DCP/CDP pin
Cable length compensation for near-end high-speed eye mask Compliance (pre-channel before redriver/post-channel after redriver) (meter- gauge)	2/1 - 28AWG	4/2 - 28AWG	4/2 - 28AWG	6/3 - 28AWG (10 - 24AWG with one redriver on each end)	6/3 - 28AWG (10 - 24AWG with one redriver on each end)
Cable length compensation for far- end high-speed eye mask Compliance (pre-channel before redriver/post-channel after redriver) (meter- gauge)	5/3 - 28AWG	8/6 - 28AWG	8/6 - 28AWG	10/8 - 26AWG (10 - 28AWG with one redriver on each end)	10/8 - 26AWG (10 - 28AWG with one redriver on each end)



6 Pin Configuration and Functions




图 6-1. TUSB217A-Q1 RWB 12-Pin X2QFN Top View

表 6-1. Pin Functions

PIN (RWB)		I/O INTERNAL		DESCRIPTION		
NAME NO. (RWB)		1/0	PULLUP/PULLDOWN	DESCRIPTION		
BOOST	6	ı	N/A	USB High-speed boost select via external pull down resistor. Both edge boost and DC boost are controlled by a single pin in non- I2C mode. In I2C mode edge boost and DC boost can be individually controlled. Sampled upon power up. Does not recognize real time adjustments. Auto selects BOOST LEVEL = 3 when left floating.		
DCP/CDP	11	1	500 kΩ PU	DCP or CDP mode selection. Low=DCP and High=CDP TUSB217A-Q1RWB BC1.2 controller is always enabled.		
RX_SEN ⁽²⁾ /ENA_HS	9	M (pin is left floating) - medium RX equalization (medium los channel) L (pin is pulled low) - low RX equalization (low loss channel) After reset: Output signal ENA_HS. Flag indicating that channel High-speed mode. Asserted upon: 1. Detection of USB-IF High-speed test fixture from an unconnected state followed by transmission of USB TEST_PACKET patterned: 2. Squelch detection following USB reset with a successful HS		Reserved for TI test purpose. In non-I2C mode: At reset: 3-level input signal RX_SEN. USB High-speed RX Equalization Setting to Compensate ISI Jitter H (pin is pulled high) - high RX equalization (high loss channel) M (pin is left floating) - medium RX equalization (medium loss channel) L (pin is pulled low) - low RX equalization (low loss channel) After reset: Output signal ENA_HS. Flag indicating that channel is in		
D2P	7	I/O	N/A	USB High-speed positive port.		
D2M	8	I/O	N/A	USB High-speed negative port.		
GND	10	Р	N/A	Ground		
D1M	1	I/O	N/A	USB High-speed negative port		
D1P	2	I/O	N/A	USB High-speed positive port.		
SDA ⁽¹⁾	3	I/O	500 kΩ PU 1.8 MΩ PD	I2C Mode: Bidirectional I2C data pin [7-bit I2C slave address = 0x2C]. In non I2C mode: Reserved for TI test purpose.		
VCC	12	Р	N/A	Supply power		

Submit Document Feedback



表 6-1. Pin Functions (continued)

PIN (RWB)	PIN (RWB)		INTERNAL	DESCRIPTION		
NAME NO. (RWB)		PULLUP/PULLDOWN		DESCRIPTION		
RSTN	5	I	500 kΩ PU 1.8 MΩ PD	Device disable/enable. Low - Device is at reset and in shutdown, and High - Normal operation. Recommend 0.1-µF external capacitor to GND to ensure clean power on reset if not driven. If the pin is driven, it must be held low until the supply voltage for the device reaches within specifications.		
SCL ⁽¹⁾ /CD	4	I/O	When RSTN asserted there is a 500 kΩ PD	In I2C mode: I2C clock pin [I2C address = 0x2C]. Non I2C mode: After reset: Output CD. Flag indicating that a USB device is attached (connection detected). Asserted from an unconnected state upon detection of DP or DM pull-up resistor. De-asserted upon detection of disconnect.		

⁽¹⁾ Pull-up resistors for SDA and SCL pins in I²C mode should be R_{Pull-up} (depending on I2C bus voltage). If both SDA and SCL are pulled up at power-up the device enters into I²C mode.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ Pull-down and pull-up resistors for RX_SEN pin must follow R_{RXSEN1} and R_{RXSEN2} resistor recommendations in non I²C mode.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range	VCC	- 0.3	7	V
Voltage range USB data	DxP, DxM	- 0.3	5.5	V
Voltage range on BOOST pin	BOOST	-0.3	1.98	V
Voltage range other pins	RX_SEN, DCP/CDP,SDA,SCL, RSTN	-0.3	5.5	V
Storage temperature, T _{stg}		- 65	150	°C
Maximum junction temperature, T	J (max)		125	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per AEC Q100-011 ⁽²⁾	±750	v

- (1) AEC Q100-002 HBM ESD Classification Level 2
- (2) AEC Q100- 011 CDM ESD Classification Level C4A

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.3	5	6.5	V
T _A	Operating free-air temperature (AEC-Q100)	- 40		105	°C
TJ	Junction temperature (AEC-Q100)			115	°C
V _{I2C_BUS}	I2C Bus Voltage	1.62		3.6	V
DxP, DxM	Voltage range USB data	0		3.6	V
BOOST	Voltage range BOOST pin	0		1.98	V
DIGITAL	Voltage range other pins (SCL, SDA, RSTN, DCP/CDP)	0		3.6	V
RX_SEN	Voltage range RX_SEN pin	0		5.0	V

7.4 Thermal Information

	THERMAL METRIC (1)	RWB (X2QFN)	UNIT
	THERWAL METRIC (*)	12 PINS	ONII
R _{θ JA}	Junction-to-ambient thermal resistance	137.4	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	62	°C/W
R _{θ JB}	Junction-to-board thermal resistance	67.2	°C/W
ψ ЈТ	Junction-to-top characterization parameter	1.9	°C/W
ψ JB	Junction-to-board characterization parameter	67.3	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TUSB217A-Q1



7.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
POWER						
I _{ACTIVE_HS}	High Speed Active Current	USB channel = HS mode. 480 Mbps traffic. V _{CC} supply stable, with Boost = Max		22	36	mA
I _{IDLE_HS}	High Speed Idle Current	USB channel = HS mode, no traffic. V _{CC} supply stable, Boost = Max		22	36	mA
HS_SUPSPEND	High Speed Suspend Current	USB channel = HS Suspend mode. V _{CC} supply stable		0.75	1.4	mA
I _{FS}	Full-Speed Current	USB channel = FS mode, 12 Mbps traffic, V _{cc} supply stable		0.75	1.4	mA
I _{DISCONN}	Disconnect Power	Host side application. No device attachment.		0.80	1.4	mA
I _{SHUTDN}	Shutdown Power	RSTN driven low, V _{CC} supply stable		60	115	μΑ
CONTROL PIN LE	EAKAGE					
I _{LKG_FS}	Pin failsafe leakage current for SDA, RSTN	V _{CC} = 0 V, pin at V _{IH, max}		10	15	μΑ
I _{LKG_FS}	Pin failsafe leakage current for RX_SEN	V _{CC} = 0 V, pin at V _{IH, max}		6	15	μΑ
I _{LKG_FS}	Pin failsafe leakage current for SCL	V _{CC} = 0 V, pin at V _{IH, max}			70	nA
INPUT RSTN						
V _{IH}	High level input voltage		1.5		3.6	V
V _{IL}	Low-level input voltage		0		0.5	V
I _{IH}	High level input current	V _{IH} = 3.6 V, R _{PU} enabled			±15	μA
I _{IL}	Low level input current	V _{IL} = 0V, R _{PU} enabled			±20	μA
INPUT DIGITAL	'			-	<u> </u>	
V _{IH}	High level input voltage (DCP/CDP)		1.5		3.6	٧
V _{IL}	Low-level input voltage (DCP/CDP)		0		0.5	V
I _{IL}	Low level input current	V _{IL} = 0V			±20	μA
I _{IH}	High level input current	V _{IH} = 3.6 V			±15	μA
INPUT RX_SEN (3	3-level input, for mid level leave pin f	loating)				
V _{IH(Max)}	Maximum High level input voltage	VCC = 2.3V to 6.5V			5.0	٧
.,	Minimum High level input voltage	VCC > 4.5V	3.3			V
$V_{IH(Min)}$	g	VCC = 2.3V to 4.5V (% of VCC)	75			%
.,	Low level input voltage	VCC > 4.5V			0.75	V
V _{IL}	19-	VCC = 2.3V to 4.5V (% of VCC)			15	%
INPUT BOOST	· · · · · · · · · · · · · · · · · · ·	<u> </u>				
R _{BOOST_LVL0}	External pulldown resistor for BOOST Level 0				160	Ω
R _{BOOST_LVL1}	External pulldown resistor for BOOST Level 1		1.5	1.8	2	kΩ
R _{BOOST_LVL2}	External pulldown resistor for BOOST Level 2		3.4	3.6	3.96	kΩ
RBOOST_LVL3	External pulldown resistor for BOOST Level 3 to remove upper limit for resistor value, can be left open		7.5			kΩ
OUTPUTS CD, EN	NA_HS					
V _{OH}	High level output voltage for CD and ENA_HS	I _O = -50 μA, VCC >= 3.0V	2.5			V
V _{OH}	High level output voltage for CD	I _O = -25 μA, VCC = 2.3V	1.7			V

7.5 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
V _{OH}	High level output voltage for ENA_HS	I _O = -25 μA, VCC = 2.3V	1.8			V
V _{OL}	Low level output voltage for CD and ENA_HS	Ι _Ο = 50 μΑ			0.3	V
I2C						
C _{I2C_BUS}	I ² C Bus Capacitance		4		150	pF
I _{OL}	I ² C open drain output current	V _{OL} = 0.4V	1.5			mA
V _{IL}	2.3V<= VCC<= 4.3V, V _{I2C_BUS} = 1.8V +/-10%	$R_{Pull-up}$ =1.6kΩ to 2.5kΩ, % of V_{I2C_BUS}			25	%
V _{IL}	V _{I2C_BUS} = 3.3V +/-10%	$R_{Pull-up}$ =2.8k Ω to 7k Ω , % of V_{I2C_BUS}			25	%
V _{IH}	2.3V<= VCC<= 4.3V, V _{I2C_BUS} = 1.8V +/-10%	$R_{Pull-up}$ =1.6kΩ to 2.5kΩ, % of V_{I2C_BUS}	80			%
V _{IH}	V _{I2C_BUS} = 3.3V +/-10%	$R_{Pull-up}$ =2.8k Ω to 7k Ω , % of V_{I2C_BUS}	75			%
R _{Pull-up}	V _{I2C_BUS} = 1.8V +/-10%		1.6	2	2.5	kΩ
R _{Pull-up}	V _{I2C_BUS} = 3.3V +/-10%		2.8	4.7	7	kΩ
SCL Frequency					100	kHz
DxP, DxM	<u> </u>					
C _{IO_DXX}	Capacitance to GND	Measured with VNA at 240 MHz, V _{CC} supply stable, Redriver off		2.5		pF

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

7.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted)

	J 1	J (,				
	PARAMETER		TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
DxP, DxM U	SB Signals						
F _{BR_DXX}	Bit Rate		USB channel = HS mode. 480 Mbps traffic. V _{CC} supply stable			480	Mbps
t _{R/F_DXX}	Rise/Fall time			100			ps

(1) All typical values are at V_{CC} = 5 V, and T_A = 25°C.

Submit Document Feedback



7.7 Timing Requirements

		MIN	NOM MAX	UNIT
POWER U	PTIMING			
T _{RSTN_PW}	Minimum width to detect a valid RSTN signal assert when the pin is actively driven low	100		μs
T _{STABLE}	VCC must be stable before RSTN de-assertion	300		μs
T _{READY}	Maximum time needed for the device to be ready after RSTN is deasserted.		500	μs
T _{RAMP}	V _{CC} ramp time		100	ms
T _{RAMP}	V _{CC} ramp time	0.2		ms
I2C (STD)				
t _{susто}	Stop setup time, SCL (T_r =600ns-1000ns), SDA (T_f =6.5ns-106.5ns), 100kHz STD	4		μs
t _{HDSTA}	Start hold time, SCL (Tr=600ns-1000ns), SDA (Tf=6.5ns-106.5ns), 100kHz STD	4		μs
t _{SUSTA}	Start setup time, SCL (T _r =600ns-1000ns), SDA (T _f =6.5ns-106.5ns), 100kHz STD	4.7		μs
t _{SUDAT}	Data input or False start/stop, setup time, SCL (T_r =600ns-1000ns), SDA (T_f =6.5ns-106.5ns), 100kHz STD	250		ns
t _{HDDAT}	Data input or False start/stop, hold time, SCL (T_r =600ns-1000ns), SDA (T_f =6.5ns-106.5ns), 100kHz STD	5		μs
t _{BUF}	Bus free time between START and STOP conditions	4.7		μs
t _{LOW}	Low period of the I _{2C} clock	4.7		μs
t _{HIGH}	High period of the I _{2C} clock	4		μs
t _F	Fall time of both SDA and SCL signals		300	ns
t _R	Rise time of both SDA and SCL signals		1000	ns




8 Detailed Description

8.1 Overview

The TUSB217A-Q1 is a USB High-Speed (HS) signal conditioner designed to compensate for ISI signal loss in a transmission channel. TUSB217A-Q1 has a patented design for USB Low Speed (LS) and Full Speed (FS) signals. It does not alter the signal characteristics. HS signals are compensated. The design is compatible with USB On-The-Go (OTG) and Battery Charging (BC) specifications.

Programmable signal gain through an external resistor permits fine tuning device performance to optimize signals. This helps pass USB HS electrical compliance tests at the connector. Additional RX sensitivity, tuned by external pull-up resistor and pull-down resistor, allows to overcome attenuation in cables. The TUSB217A-Q1 allows application in series to cover longer distances, or high loss transmission paths. A maximum of 4 devices can be daisy-chained.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 High-speed Boost

The high-speed booster (combination of edge boost and DC boost) improves the eye width for USB2.0 high-speed signals. It is direction independent and by that is compatible to OTG systems. The BOOST pin is configuring the booster strength with different values of pull down resistors to set 4 levels of boosts, alternatively the boost level can be set via I2C register according to † 8.4.6. Internal circuitry of the signal conditioner reduces possible overshoot.

8.3.2 RX Sensitivity

The RX_SEN pin is a tri-level pin. It is used to set the equalization gain of the device according to system channel inter-symbol interference (ISI) loss. RX equalization can be increased to compensate for the higher ISI loss of the channel for example due to a long cable.

8.4 Device Functional Modes

8.4.1 Low-speed (LS) Mode

TUSB217A-Q1 automatically detects a LS connection and does not enable signal compensation. CD pin is asserted high but ENA_HS will be low.

8.4.2 Full-speed (FS) Mode

TUSB217A-Q1 automatically detects a FS connection and does not enable signal compensation. CD pin is asserted high but ENA HS will be low

8.4.3 High-speed (HS) Mode

TUSB217A-Q1 automatically detects a HS connection and will enable signal compensation as determined by the configuration of the RX SEN pin and the external pull down resistance on its BOOST pin.

CD pin and ENA_HS pin are asserted high when high-speed boost is active.

8.4.4 High-speed Downstream Port Electrical Compliance Test Mode

TUSB217A-Q1 will detect HS compliance test fixture and enter downstream port high-speed eye diagram test mode. CD pin will be low and ENA_HS pin is asserted high when TUSB217A-Q1 is in HS eye compliance test mode.

If RSTN pin is asserted low and de-asserted high while TUSB217A-Q1 is operating in HS functional mode, TUSB217A-Q1 may transition to HS eye compliance test mode and CD asserts low and ENA_HS remains high. When this occurs signal compensation is enabled.

8.4.5 Shutdown Mode

TUSB217A-Q1 can be disabled when its RSTN pin is asserted low. DP, DM traces are continuous through the device in shutdown mode. The USB channel is still fully operational, but there is neither signal compensation, nor any indication from the CD pin as to the status of the channel.

Act in the same and a same in a same in the same in th							
MODE	CD	ENA_HS					
Low-speed	HIGH	LOW					
Full-speed	HIGH	LOW					
High-speed	HIGH	HIGH					
High-speed downstream port electrical test	LOW	HIGH					
Shutdown	LOW	LOW					

表 8-1. CD and ENA HS Pins in Different Modes

8.4.6 I²C Mode

TUSB217A-Q1 supports 100 KHz I2C for device configuration, status read back and test purposes. For detail electrical and functional specifications refer to I2C Bus Specification 2.1, 2001 – STANDARD MODE. This controller is enabled after SCL and SDA pins are sampled high shortly after return from shutdown. In this mode, the CSR can be accessed by I2C read/write transaction to 7-bit slave address 0x2C. It is advised to set CFG_ACTIVE bit before changing values. This halts the FSM, and reset it after all changes are made. This ensure proper startup into high-speed mode.

8.4.7 BC 1.2 Battery Charging Controller

Battery charging controller feature is always enabled in TUSB217A-Q1 RWB and supports both CDP charging downstream port functionality and DCP dedicated charging port functionality depending on DCP/CDP pin. When DCP/CDP pin is high the BC 1.2 controller supports CDP mode and when DCP/CDP pin is low BC 1.2 controller supports DCP mode. DCP/CDP pin can be dynamically controlled. When host or hub is disabled DCP/CDP pin can be set low to support DCP mode and when host or hub is enabled DCP/CDP pin can be set to high to support CDP. Downstream VBUS should be toggled after the DCP/CDP pin change so BC 1.2 handshake starts over to indicate charging mode change.

DCP/CDP pin has an internal pull up resistor. When DCP/CDP pin is left unconnected the BC 1.2 controller will be in CDP mode.

ped in reductive distribution of measure measure measure							
Pin 11 (DCP/CDP)	CDP	DCP					
Low	NO	YES					
High	YES	NO					

表 8-2. TUSB217A-Q1 RWB Battery Charging Controller Modes

8.5 TUSB217A-Q1 Registers

表 8-3 lists the memory-mapped registers for the TUSB217A-Q1 registers. All register offset addresses not listed in 表 8-3 should be considered as reserved locations and the register contents should not be modified.



表 8-3. TUSB217A-Q1 Registers

Offset	Acronym	Register Name	Section
0x1	EDGE_BOOST	This register is setting EDGE BOOST level.	Go
0x3	CONFIGURATION	This register is selecting device mode.	Go
0xE	DC_BOOST	This register is setting DC BOOST level.	Go
0x25	RX_SEN	This register is setting RX Sensitivity level.	Go

Complex bit access types are encoded to fit into small table cells. $\frac{1}{2}$ 8-4 shows the codes that are used for access types in this section.

表 8-4. TUSB217A-Q1 Access Type Codes

A Tuna	0-4-	D			
Access Type	Code	Description			
Read Type	Read Type				
RH	Н	Set or cleared by hardware			
	R	Read			
Write Type					
W	W	Write			
Reset or Default	Reset or Default Value				
-n		Value after reset or the default value			

8.5.1 EDGE_BOOST Register (Offset = 0x1) [reset = X]

EDGE_BOOST is shown in 图 8-1 and described in 表 8-5.

Return to Summary Table.

This register is setting EDGE BOOST level.

图 8-1. EDGE_BOOST Register




表 8-5. EDGE_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-4	ACB_LVL	RH/W	Х	XXXXb (sampled at startup from BOOST pin)	
				0000b to 1111b range	
				0x0 = BOOST PIN LEVEL 0 (lowest edge boost setting)	
				0x3 = BOOST PIN LEVEL 1	
				0x6 = BOOST PIN LEVEL 2	
				0xA = BOOST PIN LEVEL 3	
				0xF = (highest edge boost setting)	
3-0	RESERVED	RH/W	Х	These bits are reserved bits and set by hardware at reset.	
				When this register is modified the software should first read these	
				reserved bits and rewrite with the same values	

8.5.2 CONFIGURATION Register (Offset = 0x3) [reset = X]

CONFIGURATION is shown in 图 8-2 and described in 表 8-6.

Return to Summary Table.

This register is selecting device mode.

图 8-2. CONFIGURATION Register




表 8-6. CONFIGURATION Register Field Descriptions

	2 0. CON ICONATION REGISTER FICIA DESCRIPTIONS								
Bit	Field	Type	Reset	Description					
7-1	RESERVED	RH/W	X	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values					
0	CFG_ACTIVE	RH/W	0x1	Configuration mode After reset, if I2C mode is true (SCL and SDA are both pulled high) set the bit to get into configuration mode and clear to return to normal mode. 0x0 = NORMAL MODE 0x1 = CONFIGURATION MODE					

8.5.3 DC_BOOST Register (Offset = 0xE) [reset = X]

DC_BOOST is shown in 图 8-3 and described in 表 8-7.

Return to Summary Table.

This register is setting DC BOOST level.

图 8-3. DC_BOOST Register



表 8-7. DC_BOOST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	RH/W	X	These bits are reserved bits and set by hardware at reset. When this register is modified the software should first read these reserved bits and rewrite with the same values
3-0	DCB_LVL	RH/W	X	XXXXb (sampled at startup from BOOST pin) 0000b to 1111b range 0x0 = BOOST PIN LEVEL 0 (lowest dc boost setting) 0x2 = BOOST PIN LEVEL 1 and 2 0x6 = BOOST PIN LEVEL 3 0xF = (highest dc boost setting)

8.5.4 RX_SEN Register (Offset = 0x25) [reset = X]

RX_SEN is shown in 图 8-4 and described in 表 8-8.

Return to Summary Table.



This register is setting RX Sensitivity level.

图 8-4. RX_SEN Register




表 8-8. RX_SEN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	RX_SEN	RH/W	X	XXXXb (sampled at startup from RX_SEN pin)
				0000000b to 11111111b range
				0x0 = RX_SEN LEVEL LOW
				0x33 = RX_SEN LEVEL MID
				0x66 = RX_SEN LEVEL HIGH
				0xFF = (highest setting)

Product Folder Links: TUSB217A-Q1



9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information


The purpose of the TUSB217A-Q1 is to re-store the signal integrity of a USB High-speed channel up to the USB connector. The loss in signal quality stems from reduced channel bandwidth due to high loss PCB trace and other components that contribute a capacitive load. This can cause the channel to fail the USB near end eye mask. Proper use of the TUSB217A-Q1 can help to pass this eye mask.

A secondary purpose is to use the CD pin of the TUSB217A-Q1 to control other blocks on the customer platform, if so desired.

9.2 Typical Application

A typical application for TUSB217A-Q1 with dynamic mode change between DCP and CDP is shown in

BC 1.2 controller mode will be based on host/hub active state in this application. When host/hub is not active the controller will be in DCP mode and when the host/hub is active the controller will be in CDP mode. Downstream VBUS needs to be toggled by the power controller to change advertisement and for portable device to re-detect the BC 1.2 controller charging mode. In this setup, D2P and D2M face the USB connector while D1P and D1M face the USB host. The orientation may be reversed [that is, D2 faces transceiver and D1 faces connector]



Convright © 2021 Texas Instruments Incorporated

图 9-1. TUSB217A-Q1: A Reference Schematic (Design Example with DCP/CDP dynamic switching). Downstream VBUS needs to be toggled if upstream VBUS state changes for BC 1.2 controller to change DCP/CDP advertisement.



9.2.1 Design Requirements

TUSB217A-Q1 requires a valid reset signal as described in the *power supply recommendations* section. The capacitor at RSTN pin is not required if a micro controller drives the RSTN pin according to recommendations.

For this design example, use the parameters shown in 表 9-1, 表 9-2 and 表 9-3

表 9-1. Design Parameters for 5-V Supply With High Loss System

	PARAMETER							
V _{CC}	5 V ±10%							
I ² C support require	No							
		R _{BOOST}	BOOST Level					
		0-Ω	0					
Edge and DC Boo	est	1.8 kΩ ±1% 1		Boost Level 1: $R_{BOOST} = 1.8 \text{ k} \Omega$				
		3.6 kΩ ± 1%	2	TIBOOST 1.5 K as				
		Do Not Install (DNI)	3					
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	High RX				
	22 k Ω - 40 k Ω (27 k Ω typical)	Do Not Install (DNI)	Low	Sensitivity Level: R _{RXSEN1} = 37.5				
RX Sensitivity	Do Not Install (DNI)	Do Not Install (DNI)	Medium	kΩ				
	37.5 k Ω ⁽²⁾	12.5 k Ω	High	$R_{RXSEN2} = 12.5$ $k \Omega$				

⁽¹⁾ These parameters are starting values for a high loss system. Further tuning might be required based on specific host and/or device as well as cable length and loss profile. These settings are not specific to a 5V supply system could be applicable to 3.3V supply system as well.

表 9-2. Design Parameters for 3.3-V Supply With Low to Medium Loss System

PARAMETER							
V _{CC}	3.3 V ±10%						
I ² C support require	No						
		R _{BOOST}	BOOST Level				
		0-Ω	0				
Edge and DC Boos	st	1.8 kΩ ±1%	1	Boost Level 0: $R_{BOOST} = 0 - \Omega$			
		3.6 kΩ ±1%	2	1.80031 0			
		Do Not Install (DNI)	3				
	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	Medium RX			
RX Sensitivity	22 k Ω - 40 k Ω (27 k Ω typical)	Do Not Install (DNI)	Low	Sensitivity Level:			
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	R _{RXSEN1} = DNI			
	Do Not Install (DNI)	22 k Ω - 40 k Ω (27 k Ω typical)	High	R _{RXSEN2} = DNI			

⁽¹⁾ These parameters are starting values for a low to medium loss system. Further tuning might be required based on specific host and/or device as well as cable length and loss profile. These settings are not specific to a 3.3V supply system could be applicable to 5V supply system as well.

Product Folder Links: TUSB217A-Q1

⁽²⁾ This resistor is needed for a 5V supply to divide the voltage down so the RX_SEN pin voltage does not exceed 5.0V

表 9-3. Design Parameters for 2.3-V to 4.3-V VBAT Supply With Low to Medium Loss System

PARAMETER V _{CC} I ² C support required in system (Yes/No)										
								R _{BOOST}	BOOST Level	
								0-Ω	0	
Edge and DC Boo	ost	1.8 kΩ ±1%	1	Boost Level 0: $R_{BOOST} = 0 - \Omega$						
		3.6 kΩ ±1%	2							
		Do Not Install (DNI)	3							
RX Sensitivity	R _{RXSEN1}	R _{RXSEN2}	RX_SEN Level	Medium RX Sensitivity Level:						
	22 k Ω - 40 k Ω (27 k Ω typical)	Do Not Install (DNI)	Low							
	Do Not Install (DNI)	Do Not Install (DNI)	Medium	R _{RXSEN1} = DNI						
	37.5 k Ω ⁽²⁾	12.5 k Ω	High	$R_{RXSEN2} = DNI$						

⁽¹⁾ These parameters are starting values for a low to medium loss system. Further tuning might be required based on specific host and/or device as well as cable length and loss profile. These settings are not specific to a 2.3V-4.3V supply system could be applicable to 5V supply system as well.

9.2.2 Detailed Design Procedure

The ideal BOOST setting is dependent upon the signal chain loss characteristics of the target platform. The recommendation is to start with BOOST level 0, and then increment to BOOST level 1, and so on. Same applies to the RX sensitivity setting where it is recommended to plan for the required pads or connections to change boost settings, but to start with RX sensitivity level Low.

In order for the TUSB217A-Q1 to recognize any change to the BOOST setting, the RSTN pin must be toggled. This is because the BOOST pin is latched on power up and the pin is ignored thereafter.

Note

The TUSB217A-Q1 compensates for extra attenuation in the signal path according to the configuration of the RX_SEN pin. This maximum recommended voltage for this pin is 5 V when selecting the highest RX sensitivity level.

Placement of the device is also dependent on the application goal. 表 9-4 summarizes our recommendations.

表 9-4. Platform Placement Guideline

PLATFORM GOAL	SUGGESTED TUSB217A-Q1 PLACEMENT
Pass USB Near End Mask at the receptacle	Close to measurement point (connector)
Pass USB Far End Eye Mask at the plug	Close to USB PHY
Cascade multiple TUSB217A-Q1s to improve device enumeration	Midway between each USB interconnect

表 9-5. Table of Recommended Settings

BOOST and RX_SEN settings (1)for channel loss							
Pre-channel cable length (Between USB PHY and TUSB217A-Q1)	BOOST	RX_SEN					
0-3 meter	Level 0	Medium or High					
2-5 meter	Level 1	Medium or High					
Post-channel cable length (Between TUSB217A-Q1 and inter-connect)	BOOST	RX_SEN					
0-2 meter	Level 0	Medium or High					
1-4 meter	Level 1	Medium or High					

⁽¹⁾ These parameters are starting values for different cable lengths. Further tuning might be required based on specific host and/or device as well as cable length and loss profile.

Product Folder Links: TUSB217A-Q1

Copyright © 2021 Texas Instruments Incorporated

⁽²⁾ This resistor is needed for a VBAT supply (2.3V - 4.3V) to divide the voltage down so the RX_SEN pin voltage does not exceed 5.0V



9.2.2.1 Test Procedure to Construct USB High-speed Eye Diagram

Note

USB-IF certification tests for High-speed eye masks require the *mandated use* of the USB-IF developed test fixtures. These test fixtures do not require the use of oscilloscope probes. Instead they use SMA cables. More information can be found at the USB-IF Compliance Updates Page. It is located under the *Electrical Specifications* section, ID 86 dated March 2013.

The following procedure must be followed before using any oscilloscope compliance software to construct a USB High-speed Eye Mask:

9.2.2.1.1 For a Host Side Application

- 1. Configure the TUSB217A-Q1 to the desired BOOST setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB217A-Q1
- 3. Using SMA cables, connect the oscilloscope and the USB-IF host-side test fixture to the TUSB217A-Q1
- 4. Enable the host to transmit USB TEST PACKET
- 5. Execute the oscilloscope USB compliance software.
- 6. Repeat the above steps in order to re-test TUSB217A-Q1 with a different BOOST setting (must reset to change)

9.2.2.1.2 For a Device Side Application

- 1. Configure the TUSB217A-Q1 to the desired BOOST setting
- 2. Power on (or toggle the RSTN pin if already powered on) the TUSB217A-Q1
- 3. Connect a USB host, the USB-IF device-side test fixture, and USB device to the TUSB217A-Q1. Ensure that the USB-IF device test fixture is configured to the 'INIT' position
- 4. Allow the host to enumerate the device
- 5. Enable the device to transmit USB TEST_PACKET
- 6. Using SMA cables, connect the oscilloscope to the USB-IF device-side test fixture and ensure that the device-side test fixture is configured to the 'TEST' position.
- 7. Execute the oscilloscope USB compliance software.
- 8. Repeat the above steps in order to re-test TUSB217A-Q1 with a different BOOST setting (must reset to change)

Product Folder Links: TUSB217A-Q1



9.2.3 Application Curves





图 9-2. Near End Eye Measurement Set-Up With Pre-Channel Cable





9.2.3 Application Curves (continued)




图 9-7. 3 Meter Pre-Channel With TUSB217A-Q1 BOOST=0 RX_SEN=HIGH




图 9-8. 5 Meter Without TUSB217A-Q1




图 9-9. 5 Meter Pre-Channel With TUSB217A-Q1 BOOST=1 RX_SEN=MED




图 9-10. 5 Meter Pre-Channel With TUSB217A-Q1 BOOST=2 RX_SEN=MED

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



9.2.3 Application Curves





图 9-11. Near End Eye Measurement Set-Up With Post-Channel Cable





9.2.3 Application Curves (continued)




图 9-16. 1 Meter Post-Channel With TUSB217A-Q1 BOOST=0 RX_SEN=HIGH




图 9-17. 2 Meter Post-Channel Without TUSB217A-Q1




图 9-18. 2 Meter Post-Channel With TUSB217A-Q1 BOOST=1 RX_SEN=MED




图 9-19. 2 Meter Post-Channel With TUSB217A-Q1 BOOST=1 RX_SEN=HIGH




图 9-20. 4 Meter Post-Channel Without TUSB217A-Q1




图 9-21. 4 Meter Post-Channel With TUSB217A-Q1 BOOST=2 RX_SEN=MED



10 Power Supply Recommendations

On power up, the interaction of the RSTN pin and power on ramp could result in digital circuits not being set correctly. The device should not be enabled until the power on ramp has settled to minimum recommended supply voltage or higher to ensure a correct power on reset of the digital circuitry. If RSTN cannot be held low by microcontroller or other circuitry until the power on ramp has settled, then an external capacitor from the RSTN pin to GND is required to hold the device in the low power reset state.

The RC time constant should be larger than five times of the power on ramp time (0 to V_{CC}). With a typical internal pullup resistance of 500 k Ω , the recommended minimum external capacitance is calculated as:

[Ramp Time x 5]
$$\div$$
 [500 k Ω] (1)



11 Layout

11.1 Layout Guidelines

Although the land pattern has matched trace width to pad width, optimal impedance control is based on the user's own PCB stack-up. The recommendation is to maintain 90Ω differential routing underneath the device.

11.2 Layout Example




图 11-1. Layout Example



12 Device and Documentation Support

12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

www.ti.com 15-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB217ARWBRQ1	ACTIVE	X2QFN	RWB	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	7A	Samples
TUSB217ARWBTQ1	ACTIVE	X2QFN	RWB	12	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	7A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 15-Sep-2021

OTHER QUALIFIED VERSIONS OF TUSB217A-Q1:


• Catalog : TUSB217A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司