

ZHCS254-JUNE 2011

1.2V 至 **3.6V**、**12** 位、纳瓦级功率、四线式

微型触摸屏控制器,具有 SPI™

查询样品: TSC2008-Q1

特性

- 符合汽车应用要求
- 四线式触摸屏接口
- 单 **1.2V** 至 **3.6V** 电源/基准
- 比例式转换
- 有效吞吐速率:
 - 高达 20kHz(8位)或 10kHz(12位)
- 通过预处理减少总线活动
- 高速 SPI(高达 25MHz)
- 基于简单命令的用户接口:
 - TSC2046 兼容型
 - 8 位或 12 位分辨率
- 片上温度测量
- 触压测量
- 数字缓冲 PENIRQ
- 片上、可编程 **PENIRQ** 上拉
- 自动断电控制

- 低功耗(12位、8.2kHz均衡速率):
 - 30.4µA,在1.2V、f_{SCLK} = 5MHz
 - 35.5µA,在 1.8V、f_{SCLK} = 10MHz
 - 44.6µA,在 2.7V、f_{SCLK} = 10MHz
- 上电、软件、和 SureSet™ 复位
- 增强型 ESD 保护
- ±8kV HBM
 - ±1kV CDM
 - ±25kV 空气间隙放电
 - ±15kV 接触放电
- 闭锁电流超过 100mA,符合 JESD78 Class I 标 ٠ 准
- 4 x 4 QFN-16 封装

美国专利号: 6,246,394; 其它专利正在申请 应用

多屏触摸控制系统

说明

TSC2008-Q1 是一款极低功耗的触摸屏控制器,专为基于高级低电压处理器的功耗敏感型手持式应用而设计。 该 器件的工作电源电压低至 1.2 V,可采用单体电池供电。 TSC2008-Q1 具有包括驱动器与控制逻辑的完整超低功耗 12 位模数转换器 (ADC) 阻性触摸屏转换器,可测量触压。

除了这些标准特性之外,TSC2008-Q1 还提供了触摸屏测量预处理以降低总线负载,从而减少主机处理器资源的消 耗,这样就可以将这些资源转给更重要的功能使用。

TSC2008-Q1 支持 SPI 串行总线和数据传输。 该器件可提供 8 位或 12 位的可编程分辨率,以适应不同的触摸屏 尺寸与性能需求。

TSC2008-Q1 采用 16 引脚、4 x 4 QFN 封装。 TSC2008-Q1 针对 -40°C 至 +105°C 的工业温度范围进行了特性 分析。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SureSet is a trademark of Texas Instruments. SPI is a trademark of Motorola Inc.

All other trademarks are the property of their respective owners.



www.ti.com.cn



图1. 方框图

2

TEXAS INSTRUMENTS

ZHCS254-JUNE 2011



www.ti.com.cn

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

T _A	PAC	KAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 105°C	QFN - RGV	Tape and Reel	TSC2008TRGVRQ1	TSC2008T

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

PAR	TSC2008-Q1	UNIT	
Voltage	Analog input X+, Y+, AUX to GND	-0.4 to VDD + 0.1	V
Voltage	Analog input X–, Y– to GND	-0.4 to VDD + 0.1	V
Voltage range	VDD to GND	-0.3 to +5	V
Digital input voltage to GND		-0.3 to VDD + 0.3	V
Digital output voltage to GND		-0.3 to VDD + 0.3	V
Power dissipation		(T _J Max - T _A)/θ _{JA}	
Thermal impedance, θ_{JA}	QFN package	47	°C/W
Operating free-air temperature range, T _A		-40 to +105	°C
Storage temperature range, T _{STG}		-65 to +150	°C
Junction temperature, T _J Max		+150	°C
	Vapor phase (60 sec)	+215	°C
	Infrared (15 sec)	+220	°C
IEC contact discharge ⁽²⁾ X+, X–, Y+, Y–		±15	kV
IEC air discharge ⁽²⁾	X+, X–, Y+, Y–	±25	kV

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

(2) Test method based on IEC standard 61000-4-2. Device powered by battery. Contact Texas Instruments for test details.

ZHCS254 - JUNE 2011

ELECTRICAL CHARACTERISTICS

At $T_A = -40^{\circ}$ C to +105°C, $V_{DD} = +1.2$ V to +3.6V, unless otherwise noted.

			TSC2008-Q1				
PARAMETER			TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
AUXILIARY AN	ALOG INPUT	-		-			
Input voltage ran	ige			0		V_{DD}	V
Input capacitanc	e				12		pF
Input leakage cu	rrent			-1		+1	μA
A/D CONVERTE	R	-		-			
Resolution		Programmable: 8	3 or 12 bits			12	Bits
No missing code	S	12-bit resolution		11			Bits
Integral linearity					±1.5		LSB ⁽¹⁾
Differential linear	rity				±1		LSB
Offect error		V _{DD} = 1.8V			-1.2		LSB
Oliset error		$V_{DD} = 3.0V$			-3.1		LSB
Coin array		$V_{DD} = 1.8V$			0.7		LSB
Gain enor		$V_{DD} = 3.0V$			0.1		LSB
TOUCH SENSO	RS	-		-			
	register D	$T_A = +25^{\circ}C, V_{DD}$	= 1.8V, setup command '10100000'		50		kΩ
	resistor, R _{IRQ}	$T_A = +25^{\circ}C, V_{DD}$	= 1.8V, setup command '10101000'		90		kΩ
Switch	Y+, X+				6		Ω
on-resistance	Y-, X-				5		Ω
Switch drivers dr	ive current ⁽²⁾	100ms duration				50	mA
INTERNAL TEM	PERATURE SENSO	र					
Temperature ran	ige			-40		+105	°C
		Differential	$V_{DD} = 3V$		1.94		°C/LSB
Desclution		method ⁽³⁾	V _{DD} = 1.6V		1.04		°C/LSB
Resolution			$V_{DD} = 3V$		0.35		°C/LSB
		TEMPT	V _{DD} = 1.6V		0.19		°C/LSB
		Differential	$V_{DD} = 3V$		±2		°C/LSB
A		method ⁽³⁾	V _{DD} = 1.6V		±2		°C/LSB
Accuracy			$V_{DD} = 3V$		±3		°C/LSB
		TEMPTY	$V_{DD} = 1.6V$		±3		°C/LSB
INTERNAL OSC	ILLATOR			•			
			$V_{DD} = 1.2V$		3.19		MHz
		0 64	$V_{DD} = 1.8V$		3.66		MHz
		8-DIL	$V_{DD} = 2.7 V$		3.78		MHz
Internal clock frequency, f_{CCLK}			V _{DD} = 3.6V		3.82		MHz
			$V_{DD} = 1.2V$		1.6		MHz
		10 64	$V_{DD} = 1.8V$		1.83		MHz
		12-011	$V_{DD} = 2.7 V$		1.88		MHz
			V _{DD} = 3.6V		1.91		MHz
Fraguarau deife		V _{DD} = 1.6V	· · · · · · · · · · · · · · · · · · ·		0.0056		%/°C
Frequency drift		V _{DD} = 3.0V			0.012		%/°C

(1)

LSB means *least significant bit*. With V_{DD} (REF) = +2.5V, 1LSB is 610µV. Ensured by design, but not production tested. Exceeding 50 mA source current may result in device degradation.

Difference between TEMP1 and TEMP2 measurement; no calibration necessary.

(2) (3) (4) Temperature drift is -2.1mV/°C.



ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}C$ to +105°C, $V_{DD} = +1.2V$ to +3.6V, unless otherwise noted.

			TS	C2008-Q1				
PARAMETER			TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT	Γ/Ουτρυτ							
Logic family						CMOS		
	V _{IH}	$1.2 \text{V} \leq \text{V}_{\text{DD}} < 3.6 \text{V}$	V		$0.7 \times V_{DD}$		V _{DD} + 0.3	V
	N/	$1.2V \le V_{DD} \le 1.6V$	V		-0.3		$0.2 \times V_{DD}$	V
	VIL	$1.6V \le V_{DD} \le 3.6V$	/		-0.3		$0.3 \times V_{DD}$	V
	I _{IL}	CS, SCLK, and S	DI pins		-1		1	μA
Logic level	C _{IN} ⁽⁵⁾	CS, SCLK, and S	DI pins				10	pF
	V _{OH}	I _{OH} = 2 TTL loads	5		$V_{DD} - 0.2$		V _{DD}	V
	V _{OL}	I _{OL} = 2 TTL loads	i		0		0.2	V
	I _{LEAK} ⁽⁵⁾	Floating output			-1		1	μA
	C _{OUT} ⁽⁵⁾	Floating output					10	pF
Data format					Stra	ight Binary		
POWER SUPP	LY REQUIREME	NTS		·				
Power-supply ve	oltage							
V _{DD}		Specified perform	ance		1.2		3.6	V
		12-bit,	V _{DD} = 1.2V	69.6k eq rate ⁽⁶⁾		285.0	375.0	μA
		$f_{SCLK} = 5MHz,$ $f_{ADC} = 2MHz,$ PD[1:0] = 0,0		8.2k eq rate ⁽⁶⁾		30.4	42.2	μA
Quiescent supp	ly current	10 54	V _{DD} = 1.8V	82.6k eq rate ⁽⁶⁾		344.0	500.0	μA
		$f_{SCLK} = 10MHz,$		8.2k eq rate ⁽⁶⁾		34.5	37.7	μA
		$f_{ADC} = 2MHz$,		84.8k eq rate ⁽⁶⁾		461.0	630.0	μA
		PD[1.0] = 0,0	$v_{DD} = 2.7 v$	8.2k eq rate ⁽⁶⁾		44.6	55.1	μA
Power-down su	pply current	$\overline{\text{CS}} = 1$, $\text{SDI} = \text{SC}$	CLK = 1, PENIRQ	= 1, PD[1:0] = 0,0		0	5.5	μA
POWER ON/OF	FF SLOPE REQU	IREMENTS ⁽⁵⁾ (see Figu	re 38)					
tvdd_off_ramp		$T_A = -40^{\circ}C \text{ to } +8$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$					kV/s
		$T_{A} = -40^{\circ}C \text{ to } +8$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ VDD} = 0\text{ V}$					s
VDD_OFF		$T_{A} = -20^{\circ}C$ to +8	$5^{\circ}C, VDD = 0V$		0.3			S
t _{VDD_ON_RAMP}		$T_{A} = -40^{\circ}C \text{ to } +8$	5°C		12			kV/s
t _{DEVICE_READY}		$T_{A} = -40^{\circ}C \text{ to } +8$	5°C		2			ms

(5) Ensured by design, but not production tested
(6) See the Throughput Rate and SPI Bus Traffic section for calculation information.

ZHCS254-JUNE 2011



PIN CONFIGURATION

(1) The thermal pad is internally connected to the substrate. The thermal pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.



PIN NO.	PIN NAME	I/O	A/D	DESCRIPTION
1	NC			No connection
2	SDI	I	D	Serial data input
3	CS	Ι	D	Chip select
4	SCLK	Ι	D	Serial clock input
5	VDD/REF			Supply voltage and external reference input
6	X+	Ι	А	X+ channel input
7	Y+	Ι	А	Y+ channel input
8	X–	Ι	А	X– channel input
9	Y–	Ι	А	Y- channel input
10	GND			Ground
11	NC			No connection
12	AUX	Ι	А	Auxiliary channel input. If not used, this input should be grounded.
13	NC			No connection
14	NC			No connection
15	PENIRQ	0	D	Pen touch interrupt output. Active low when pen is touched. The output remains low until conversion is complete or pen touch is released. The rising edge signals the end of conversion (EOC).
16	SDO	0	D	Serial data output

PIN ASSIGNMENTS



TSC2008-Q1

www.ti.com.cn

TIMING INFORMATION

The TSC2008-Q1 supports SPI programming in mode CPOL = 0 and CPHA = 0. The falling edge of SCLK is used to change the output (MISO) data, and the rising edge is used to latch the input (MOSI) data. Eight SCLKs are required to complete the command byte cycle, and an additional eight or 16 SCLKs are required for the data to be read, depending on the mode used.



NOTE: CPOL = 0, CPHA = 0, Byte 0 cycle requires 24 SCLKs, and Byte 1 cycle requires 8 SCLKs.

Figure 2. Detailed I/O Timing



Figure 3. PENIRQ Timing

Texas Instruments

www.ti.com.cn

ZHCS254 - JUNE 2011

TIMING REQUIREMENTS⁽¹⁾

All specifications typical at -40° C to $+105^{\circ}$ C, VDD = 1.6V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
		1.2V ≤ VDD < 1.6V, 40% to 60% duty cycle	182		ns
t _{C(SCLK)}	SPI serial clock cycle time	1.6 ≤ VDD < 2.7V, 40% to 60% duty cycle	62.5		ns
		2.7V ≤ VDD ≤ 3.6V, 40% to 60% duty cycle	40		ns
		1.2V ≤ VDD < 1.6V, 10pF load		5.5	MHz
f _{SCLK}	SPI serial clock frequency	1.6 ≤ VDD < 2.7V, 10pF load		16	MHz
		2.7V ≤ VDD ≤ 3.6V, 10pF load		25	MHz
t _{WH(SCLK)}	SPI serial clock high time		$0.4 \times t_{C(SCLK)}$	0.6 × t _{C(SCLK)}	ns
t _{WL(SCLK)}	SPI serial clock low time		$0.4 \times t_{C(SCLK)}$	0.6 × t _{C(SCLK)}	ns
	Enable load time	1.2V ≤ VDD < 1.6V	22		ns
^T SU(CSF-SCLK1R)	Enable lead time	1.6 ≤ VDD < 3.6V	14		ns
		1.2V ≤ VDD < 1.6V		55	ns
tD(CSF-SDOVALID)	Slave access time	1.6 ≤ VDD < 3.6V		25	ns
	MISO data hold time	1.2V ≤ VDD < 1.6V	40	80	ns
^t H(SCLKF-SDOVALID)		1.6 ≤ VDD < 3.6V	6	30	ns
	Convential transfer dalay	1.2V ≤ VDD < 1.6V	50		ns
^L WH(CS)	Sequential transfer delay	1.6 ≤ VDD < 3.6V	20		ns
	MOSI data satus tima	1.2V ≤ VDD < 1.6V	25		ns
^L SU(SDI-SCLKR)	MOSI data setup time	1.6 ≤ VDD < 3.6V	10		ns
t _{H(SDI-SCLKR)}	MOSI data hold time		5		ns
	Olava MICO diaskla tima	1.2V ≤ VDD < 1.6V		55	ns
^I DIS(CSR-SDOZ)	Slave MISO disable time	1.6 ≤ VDD < 3.6V		25	ns
	Enable log time	1.2V ≤ VDD < 1.6V	50		ns
^I SU(SCLKF-CSR)	Enable lag lime	1.6 ≤ VDD < 3.6V	20		ns
	PENIRQ (used as BUSY)	1.2V ≤ VDD < 1.6V		55	ns
^L D(SCLKR-PENIRQF)	delay from SCLK rising edge	1.6 ≤ VDD < 3.6V		25	ns
	Setup time from PENIRQ	1.2V ≤ VDD < 1.6V	50		ns
t _{SU(PENIRQR-SCLKR)}	(used as BUSY) to the rising edge of SCLK	1.6 ≤ VDD < 3.6V	20		ns
t _{D(RESET)}	Reset period requirement		200		ns
t _R	Rise time	VDD = 3V, f _{SCLK} = 25MHz		3	ns
t _F	Fall time	VDD = 3V, f _{SCLK} = 25MHz		3	ns

(1) All input signals are specified with $t_R = t_F = 5ns$ (10% to 90% of VDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.



ZHCS254-JUNE 2011



TYPICAL CHARACTERISTICS



At $T_A = -40^{\circ}$ C to $+105^{\circ}$ C, VDD = +1.2V to +3.6V, PD1 = PD0 = 0, $f_{SCLK} = 10$ MHz, $f_{ADC} = f_{OSC}/2 = 2$ MHz, 12-bit mode, non-continuous AUX measurement, and MAV filter enabled (see MAV Filter section), unless otherwise noted.





www.ti.com.cn



TSC2008-Q1

ZHCS254-JUNE 2011

www.ti.com.cn

TYPICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}$ C to $+105^{\circ}$ C, VDD = +1.2V to +3.6V, PD1 = PD0 = 0, $f_{SCLK} = 10$ MHz, $f_{ADC} = f_{OSC}/2 = 2$ MHz, 12-bit mode, non-continuous AUX measurement, and MAV filter enabled (see MAV Filter section), unless otherwise noted.





VDD = 3.0V

-20

0

20

40

Temperature (°C) Figure 20.

60

80

100

3.70

-40

ZHCS254 - JUNE 2011

www.ti.com.cn

STRUMENTS

XAS

TYPICAL CHARACTERISTICS (continued)



ZHCS254 - JUNE 2011

OVERVIEW

The TSC2008-Q1 is an analog interface circuit for a human interface touch screen device. All peripheral functions are controlled through the command byte and onboard state machines. While maintaining similarity in hardware, command, and software to its predecessor, the TSC2046 (or TSC2046E), the TSC2008-Q1 includes significant improvements such as:

- Much stronger and more comprehensive electrostatic discharge (ESD) protection
- Uses only 1/13 power for equivalent performance
- 1/7 bus traffic
- 3/16 size
- Direct 1.8V interface
- Prudent reset scheme

• Saves 1/7 power if 8-bit SDO adjusted output mode used

The TSC2008-Q1 consists of the following blocks (see 图 1):

- Touch Screen Sensor Drivers
- Auxiliary Input (AUX)
- Temperature Sensor
- Acquisition Activity Preprocessing
- Internal Conversion Clock
- SPI Interface

Communication with the TSC2008-Q1 is done via an SPI serial interface. The TSC2008-Q1 is an SPI slave device; therefore, data are shifted into or out of the TSC2008-Q1 under the control of the host microprocessor, which also provides the serial data clock.

Control of the TSC2008-Q1 and its functions is accomplished by writing to the command register of an internal state machine. A simple command protocol (compatible with SPI) is used to address this register.

A typical application of the TSC2008-Q1 is shown in Figure 21.



Figure 21. Typical Circuit Configuration



TOUCH SCREEN OPERATION

A resistive touch screen operates by applying a voltage across a resistor network and measuring the change in resistance at a given point on the matrix where the screen is touched by an input (stylus, pen, or finger). The change in the resistance ratio marks the location on the touch screen.

The TSC2008-Q1 supports resistive 4-wire configurations, as shown in Figure 22. The circuit determines location in two coordinate pair dimensions, although a third dimension can be added for measuring pressure.

4-WIRE TOUCH SCREEN COORDINATE PAIR MEASUREMENT

A 4-wire touch screen is typically constructed as shown in Figure 22. It consists of two transparent resistive layers separated by insulating spacers.



Figure 22. 4-Wire Touch Screen Construction

The 4-wire touch screen panel works by applying a voltage across the vertical or horizontal resistive network. The A/D converter converts the voltage measured at the point where the panel is touched. A measurement of the Y position of the pointing device is made by connecting the X+ input to a data converter chip, turning on the Y+ and Y- drivers, and digitizing the voltage seen at the X+ input. The voltage measured is determined by the voltage divider developed at the point of touch. For this measurement, the horizontal panel resistance in the X+ lead does not affect the conversion because of the high input impedance of the A/D converter.

Voltage is then applied to the other axis, and the A/D converter converts the voltage representing the X position on the screen. This process provides the X and Y coordinates to the associated processor.

Measuring touch pressure (Z) can also be done with the TSC2008-Q1. To determine pen or finger touch, the pressure of the *touch* must be determined. Generally, it is not necessary to have very high performance for this test; therefore, 8-bit resolution mode may be sufficient (however, data sheet calculations are shown using 12-bit resolution mode). There are several different ways of performing this measurement. The TSC2008-Q1 supports two methods. The first method requires knowing the X-plate resistance, the measurement of the X-Position, and two additional cross panel measurements (Z_2 and Z_1) of the touch screen (see Figure 23). Equation 1 calculates the touch resistance:

$$R_{\text{TOUCH}} = R_{X-\text{plate}} \cdot \frac{X_{\text{Postition}}}{4096} \left(\frac{Z_2}{Z_1} - 1 \right)$$

(1)



ZHCS254-JUNE 2011 The second method requires knowing both the X-plate and Y-plate resistance, measurement of X-Position and

TSC2008-Q1

Y-Position, and Z₁. Equation 2 also calculates the touch resistance: $R_{\text{TOUCH}} = \frac{R_{\text{X-plate}} \cdot X_{\text{Postition}}}{4096} \left(\frac{4096}{Z_1} - 1\right) - R_{\text{Y-plate}} \cdot$ Y Position (2) Measure X-Position X+ Touch w X-Position Measure Z₁-Position Touch w Z₄-Position ò Touch ٨٨ Z₂-Position X Measure Z₂-Position

Figure 23. Pressure Measurement

When the touch panel is pressed or touched and the drivers to the panel are turned on, the voltage across the touch panel will often overshoot and then slowly settle down (decay) to a stable dc value. This effect is a result of mechanical bouncing caused by vibration of the top layer sheet of the touch panel when the panel is pressed. This settling time must be accounted for, or else the converted value is incorrect. Therefore, a delay must be introduced between the time the driver for a particular measurement is turned on, and the time a measurement is made.

In some applications, external capacitors may be required across the touch screen for filtering noise picked up by the touch screen (for example, noise generated by the LCD panel or back-light circuitry). The value of these capacitors provides a low-pass filter to reduce the noise, but creates an additional settling time requirement when the panel is touched. The settling time typically shows up as gain error. The TSC2008-Q1 has a built-in noise filter (see the *Preprocessing* section). These capacitors can be reduced to minimal value or not installed.

The TSC2008-Q1 touch screen interface can measure position (X,Y) and pressure (Z).



INTERNAL TEMPERATURE SENSOR

In some applications, such as battery recharging, an ambient temperature measurement is required. The temperature measurement technique used in the TSC2008-Q1 relies on the characteristics of a semiconductor junction operating at a fixed current level. The forward diode voltage (V_{BE}) has a well-defined characteristic versus temperature. The ambient temperature can be predicted in applications by knowing the +25°C value of the V_{BE} voltage and then monitoring the delta of that voltage as the temperature changes.

The TSC2008-Q1 offers two modes of temperature measurement. The first mode requires calibration at a known temperature, but only requires a single reading to predict the ambient temperature. The TEMP1 diode, shown in Figure 24, is used during this measurement cycle. This voltage is typically 580mV at +25°C with a 10µA current. The absolute value of this diode voltage can vary by a few millivolts; the temperature coefficient (T_C) of this voltage is very consistent at -2.1mV/°C. During the final test of the end product, the diode voltage is stored at a known room temperature, in system memory, for calibration purposes by the user. The result is an equivalent temperature measurement resolution of 0.3°C/LSB (1LSB = 610µV with V_{REF} = 2.5V).



Figure 24. Functional Block Diagram of Temperature Measurement Mode

The second mode does not require a test temperature calibration, but uses a two-measurement (differential) method to eliminate the need for absolute temperature calibration and for achieving 2°C/LSB accuracy. This mode requires a second conversion of the voltage across the TEMP2 diode with a resistance 91 times larger than the TEMP1 diode. The voltage difference between the first (TEMP1) and second (TEMP2) conversion is represented by:

$$\Delta V = \frac{kT}{q} \cdot \ln(N) \tag{3}$$

Where:

- N = the resistance ratio = 91.
- k = Boltzmann's constant = 1.3807×10^{-23} J/K (joules/kelvins).
- q = the electron charge = 1.6022×10^{-19} C (coulombs).
- T = the temperature in kelvins (K).

This method can provide much improved absolute temperature measurement, but a lower resolution of 1.6°C/LSB. The resulting equation to solve for T is:

$$\mathsf{T} = \frac{\mathsf{q} \cdot \Delta \mathsf{V}}{\mathsf{k} \cdot \mathsf{ln}(\mathsf{N})}$$

Where:

 $\Delta V = V_{BE} (TEMP2) - V_{BE} (TEMP1) (in mV).$

 \therefore T = 2.573 · Δ V (in K),

or T = $2.573 \cdot \Delta V - 273$ (in °C).

Temperature 1 and/or temperature 2 measurements have the same timing as shown in Figure 31 to Figure 34.

(4)



www.ti.com.cn

ANALOG-TO-DIGITAL CONVERTER

Figure 25 shows the analog inputs of the TSC2008-Q1. The analog inputs (X, Y, and Z touch panel coordinates, chip temperature and auxiliary inputs) are provided via a multiplexer to the Successive Approximation Register (SAR) analog-to-digital converter (ADC). The A/D architecture is based on capacitive redistribution architecture, which inherently includes a sample-and-hold function.



Figure 25. Analog Input Section (Simplified Diagram)

A unique configuration of low on-resistance switches allows an unselected A/D converter input channel to provide power and an accompanying pin to provide ground for driving the touch panel. By maintaining a differential input to the converter and a differential reference input architecture, it is possible to negate errors caused by the driver switch on-resistance.

Reference

The TSC2008-Q1 uses an external voltage reference applied to the VDD/REF pin. The upper reference voltage range is the same as the supply voltage range, which allows for simple, 1.2V to 3.6V single-supply operation of the chip.



ZHCS254 – JUNE 2011 Reference Mode

There is a critical item regarding the reference when making measurements while the switch drivers are on. For this discussion, it is useful to consider the basic operation of the TSC2008-Q1 (see Figure 21). This particular application shows the device being used to digitize a resistive touch screen. A measurement of the current Y position of the pointing device is made by connecting the X+ input to the A/D converter, turning on the Y+ and Y– drivers, and digitizing the voltage on X+, as shown in Figure 26. For this measurement, the resistance in the X+ lead does not affect the conversion; it does affect the settling time, but the resistance is usually small enough that this is not a concern. However, because the resistance between Y+ and Y– is fairly low, the on-resistance of the Y drivers does make a small difference. Under the situation outlined so far, it would not be possible to achieve a 0V input or a full-scale input regardless of where the pointing device is on the touch screen because some voltage is lost across the internal switches. In addition, the internal switch resistance is unlikely to track the resistance of the touch screen, providing an additional source of error.



Figure 26. Simplified Diagram of Single-Ended Reference

This situation is resolved, as shown in Figure 27, by using the differential mode; the +REF and –REF inputs are connected directly to Y+ and Y–, respectively. This mode makes the A/D converter ratiometric. The result of the conversion is always a percentage of the external reference, regardless of how it changes in relation to the on-resistance of the internal switches. Note that there is an important consideration regarding power dissipation when using the ratiometric mode of operation (see the *Power Dissipation* section for more details).



Figure 27. Simplified Diagram of Differential Reference (Both Y Switches are Enabled, and X+ is the Analog Input)



Touch Screen Settling

In some applications, external capacitors may be required across the touch screen to filter noise picked up by the touch screen (that is, noise generated by the LCD panel or backlight circuitry). These capacitors provide a low-pass filter to reduce the noise, but they also cause a settling time requirement when the panel is touched. The settling time typically shows up as a gain error. The problem is that the input and/or reference has not settled to its final steady-state value before the A/D converter samples the input(s) and provides the digital output. Additionally, the reference voltage may continue to change during the measurement cycle.

There are two ways to resolve this issue. Option 1 is to stop or slow down the TSC2008-Q1 SCLK for the required touch screen settling time. This option allows the input and reference to have stable values for the Acquire period (three clock cycles of the TSC2008-Q1; see Figure 31). This option works for both the single-ended and the differential modes. Option 2 is to operate the TSC2008-Q1 in the differential mode only for the touch screen measurements and command the TSC2008-Q1 to remain on (touch screen drivers ON) and not go into power-down (PD0 = 1). Several conversions are made, depending on the settling time required and the TSC2008-Q1 data rate. Once the required number of conversions have been made, the processor commands the TSC2008-Q1 to go into its power-down state on the last measurement. This process is required for X-Position, Y-Position, and Z-Position measurements.

Touch Detect

The $\overline{\text{PENIRQ}}$ can be used as an interrupt to the host. R_{IRQ} is an internal pull-up resistor with a programmable value of either 50k Ω (default) or 90k Ω (which allows the total resistance from X+ to Y– to be as high as 30k Ω). Write command '1010' (setup command) followed by data '1xx0' sets the pull-up resistor to 90k Ω . **NOTE:** The first three bits must be '0's and the select bit is the last bit. To change the pull-up resistor back to 50k Ω , issue write command '1010' followed by data '0xx0'.

An example for the Y-position measurement is detailed in Figure 28. The PENIRQ output is pulled high by an internal <u>pull-up</u> resistor. While in power-down mode with PD0 = 0, the Y- driver is on and connected to GND, and the PENIRQ output is connected to the X+ input. When the panel is touched, the X+ input is pulled to ground through the touch screen, and PENIRQ output goes low because of the current path through the panel to GND, initiating an interrupt to the processor. During the measurement cycle for X-, Y-, and Z-Position, the X+ input is disconnected from the PENIRQ pull-down transistor to eliminate any pull-up resistor leakage current from flowing through the touch screen, thus causing no errors.

If the last command byte written to the TSC2008-Q1 contains PD0 = 1, the pen-interrupt output function is disabled and cannot detect when the panel is touched. In order to re-enable the pen-interrupt output function under these circumstances, a command byte must be written to the TSC2008-Q1 with PD0 = 0.

If the last command byte contains PD0 = 0, then the pen-interrupt function is enabled at the end of a conversion. The end of conversion (EOC) occurs on the rising edge of \overline{PENIRQ} .

In both cases previously listed, it is recommended that whenever the host writes to the TSC2008-Q1, the master processor masks the interrupt associated to PENIRQ. This masking prevents false triggering of interrupts when the PENIRQ line is disabled in the cases previously listed.





www.ti.com.cn



Figure 28. Example of a Pen-Touch Induced Interrupt via the **PENIRQ** Pin

Preprocessing

The TSC2008-Q1 has a fixed combined MAV filter (median value filter and averaging filter).

MAV Filter

If the acquired signal source is noisy because of the digital switching circuit, it may necessary to evaluate the data without noise. In this case, the median value filter operation helps remove the *noise*. The array of seven converted results is sorted first. The middle three values are then averaged to produce the output value of the MAV filter.

The MAV filter is applied to all measurements for all analog inputs including the touch screen inputs, temperature measurements TEMP1 and TEMP2, and auxiliary input AUX. To shorten the conversion time, the MAV filter may be bypassed though the setup command; see Table 2 and Table 4.



Figure 29. MAV Filter Operation (Patent Pending)



DIGITAL INTERFACE

The TSC2008-Q1 communicates through a standard SPI bus. The SPI allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master generates the synchronizing clock and initiates transmissions. The SPI slave devices depend on a master to start and synchronize transmissions.

A transmission begins when initiated by a master SPI. The byte from the master SPI begins shifting in on the slave SDI (MOSI—master out, slave in) pin under the control of the master serial clock. As the byte shifts in on the SDI (MOSI) pin, a byte shifts out on the SDO (MISO—master in, slave out) pin to the master shift register.

The idle state of the TSC2008-Q1 serial clock is logic low, which corresponds to a clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The TSC2008-Q1 interface is designed so that with a clock phase bit setting of 0 (typical microprocessor SPI control bit CPHA = 0), the master begins driving its MISO pin half an SCLK before the first serial clock edge. The CS (SS, slave select) pin can remain low between transmissions.

Table 1. Standard SPI Signal Names vs Common Serial Interface Signal Names

SPI SIGNAL NAMES	COMMON SERIAL INTERFACE NAMES
SS (Slave Select)	CS (Chip Select)
MISO (Master In Slave Out)	SDO (Serial Data Out)
MOSI (Master Out Slave In)	SDI (Serial Data In)

As a comparison to the popular TSC2046 timing characteristics, a few differences between the interfaces are worth notice:

- 1. Unlike the TSC2046, there is not a 15 SCLK cycle for the TSC2008-Q1.
- 2. There is an adjusted SDO timing that allows an 8-bit, back-to-back cycle.
- 3. The TSC2008-Q1 uses an internal conversion clock; therefore, the SPI serial clock (SCLK) can only affect the acquiring period and I/O transfer.
- The TSC2008-Q1 uses an internal clock to perform the conversion. <u>PENIRQ</u> rises when the conversion is complete. If the host issues an SCLK before the conversion is complete, <u>PENIRQ</u> also rises, but the conversion result is invalid.
- 5. If a new command is issued before a conversion is complete (indicated by EOC), then the conversion is aborted.
- 6. Releasing the SPI bus (by raising \overline{CS}) during the conversion is OK, but releasing the SPI during the I/O transfer (for example, read result) aborts the data transfer.



CONTROL BYTE

The control byte (on SDI), as shown in Table 2, provides the start conversion, addressing, A/D converter resolution, configuration, and power-down of the TSC2008-Q1. Figure 31, Table 2, and Table 3 give detailed information regarding the order and description of these control bits within the control byte.

Table 2. Order of the Control Bits in the Control Byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	COMMENT
S	A2	A1	A0	MODE	SER/DFR	PD1	PD0	Excludes setup command
S	0	1	0	Pull-up	Bypass	Timing	Reset	Setup command

Table 3. Description of the Control Bits in the Control Byte

BIT	DESCRIPTION								
7	Start Bit. When this bit = '1', it indicates this is one of the user commands. A new control byte can start every 16th clock cycle in 12-bit conversion mode or every 12th clock cycle in 8-bit conversion mode (see Figure 31 through Figure 34).								
6-4	Bit[6:4] = A[2:0]. Channel select command if A[2:0] \neq '010'. These channel select bits, along with the SER/DFR bit, control the setting of the multiplexer input, touch driver switches, and reference inputs (see Table 4 and Figure 31 through Figure 34).	Bit[6:4] = A[2:0]. Setup command if A[2:0] = '010'.							
3	Mode Select Bit. This bit controls the number of bits for the next conversion. 0: 12 bits (low) 1: 8 bits (high).	Pull-up Resistor Select Bit ⁽¹⁾ . 0: 50kΩ <u>PENIRQ</u> pull-up resistor (default). 1: 90kΩ <u>PENIRQ</u> pull-up resistor.							
2	Single-Ended/Differential Reference Select Bit (SER/DFR). Along with the channel select bits, A[2:0], this bit controls the setting of the multiplexer input, touch driver switches, and reference inputs (see Table 4).	Bypass Noise Filter Bit ⁽¹⁾ . 0: MAV noise filter enabled (default). 1: MAV noise filter bypassed.							
1-0	Bit[1:0] = PD[1:0]. Power Down Mode Select Bits.	Bit 1: Timing Select Bit ⁽¹⁾ . 0: TSC2046-compatible timing for SDO during data read (default) 1: Adjusted SDO timing; MSB appears before 1st rising clock edge.							
	See Table 5 for details.	Bit 0: Software Reset Bit. 0: Nothing happens (default). 1: Software reset.							

(1) These bits configure the pull-up resistor value, control the filter bypass, and select the SDO output timing. The bits are static and the values are stored in register bits that will only be reset to default by a reset condition (power-on reset, software reset, or SureSet) or changed with the setup command.



TSC2008-Q1

www.ti.com.cn

The control byte begins with a start bit followed by seven control bits. For the command to be valid, the start bit must be '1'. Do not use '0' for the start bit; it is reserved for factory use.

Initiate Start—The first bit is the start bit (S), and must always be high to initiate the start of a user-controllable control byte. When the start bit = '0', it is reserved for factory use.

Addressing and Command Decoding—The next three bits in the control byte following the start bit are three addressing bits A[2:0] used to select the active input channel(s) of the input multiplexer (see Table 4 and Figure 25), enable the touch screen drivers, select the reference inputs, or decode other commands.

Bit[6:4] = '010' is the setup command that is used to configure the TSC.

Bit[3:0] followed by the setup command are the configuration bits and are used to select the pull-up resistor value, bypass the noise filter (in the preprocessing unit), select the SDO output timing, and perform the software reset. Bit[3:1] are static—that is, they do not change once programmed unless either the device is powered off, one of the reset conditions occur (power-on reset, software reset, or SureSet), or unless changed with the setup command. Note that if any reset occurs, bit[3:1] is set to the default values listed in Table 3. Any function decoded as shown in Table 4 (excluding the setup command) has no access to these four configuration bits.

	DIT 0 ⁽¹⁾						
10.01	BIT 2(1) SER/DER	TDEE					DESCRIPTION
7[2.0]	SER/DI R	TILLI			A-DIVIVENO		DESCRIPTION
0h	Don't care	VDD	GND	TEMP1	All OFF	All OFF	Measure TEMP1
1h	1 (single-ended)	VDD	GND	X+	All OFF	All ON	Measure Y position
1h	0 (differential mode)	Y+	Y–	X+	All OFF	All ON	Measure Y position
2h	Used as noise filter bypass	—	—	—	All OFF	All OFF	Setup command ⁽²⁾
3h	1 (single-ended)	VDD	GND	X+	X– ON	Y+ ON	Measure Z1 position
3h	0 (differential mode)	Y+	X–	X+	X– ON	Y+ ON	Measure Z1 position
4h	1 (single-ended)	VDD	GND	Y–	X– ON	Y+ ON	Measure Z2 position
4h	0 (differential mode)	Y+	Х–	Y–	X– ON	Y+ ON	Measure Z2 position
5h	1 (single-ended)	VDD	GND	Y+	All ON	All OFF	Measure X position
5h	0 (differential mode)	X+	Х–	Y+	All ON	All OFF	Measure X position
6h	Don't care	VDD	GND	AUX	All OFF	All OFF	Measure AUX
7h	Don't care	VDD	GND	TEMP2	All OFF	All OFF	Measure TEMP2

Table 4. Converter Function Select (CFS) Information

(1) Bit 2 is the SER/DFR control bit for all commands except for the setup command.

(2) Use the setup command to configure the touch screen controller or access the software reset function.

MODE—The mode bit sets the resolution of the A/D converter. With this bit low, the next conversion has 12 bits of resolution; with this bit high, the next conversion has eight bits of resolution.

SER/DFR —The SER/DFR bit controls the reference mode: either single-ended (high) or differential (low). The differential mode is also referred to as the ratiometric conversion mode and is preferred for X-Position, Y-Position, and Pressure-Touch measurements for optimum performance. The reference is derived from the voltage at the switch drivers, which is almost the same as the voltage to the touch screen. In this case, a reference voltage is not needed because the reference voltage to the A/D converter is the same as the voltage across the touch screen. In single-ended mode, the converter reference voltage is always the difference between the VREF and GND pins (see Table 4 and Figure 25 through Figure 27, for further information).

If X-Position, Y-Position, and Pressure-Touch are measured in the single-ended mode, then VDD is used as the reference.

NOTE: The differential mode can only be used for X-Position, Y-Position, and Pressure-Touch measurements. All other measurements require the single-ended mode.



PD0 and PD1—The power-down bits select the power-down mode that the TSC2008-Q1 will be in after the current command completes, as shown in Table 5.

It is recommended to set PD0 = '0' in each command byte to get the lowest power consumption possible. If multiple X-, Y-, and Z-position measurements are performed sequentially (such as when averaging), PD0 = '1' leaves the touch screen drivers on at the end of each conversion cycle.

PD1	PD0	PENIRQ	DESCRIPTION
0	0	Enabled	Power-Down Between Conversions. When each conversion is finished, the converter enters a low-power mode. At the start of the next conversion, the device instantly powers up to full power. There is no need for additional delays to ensure full operation, and the very first conversion is valid. The Y– switch is on when in power-down.
0	1	Disabled	A/D converter on. PENIRQ disabled.
1	0	Enabled	A/D converter off. PENIRQ enabled.
1	1	Disabled	A/D converter on. PENIRQ disabled.

Table 5. Power-Down and Internal Reference Selection

Variable Resolution

The TSC2008-Q1 provides either 8-bit or 12-bit resolution for the A/D converter. Lower resolution is often practical for measuring slow changing signals such as touch pressure. Performing the conversions at lower resolution reduces the amount of time it takes for the A/D converter to complete its conversion process, which also lowers power consumption.

8- and 12-Bit Conversion

The TSC2008-Q1 provides both 12-bit or 8-bit conversion modes.

The 12-bit conversion mode can be done in 24 SCLKs per cycle or 16 SCLKs per cycle timing; see Figure 31 and Figure 32 for details. The 8-bit conversion can be done in 24 SCLKs per cycle (although this mode is unlikely to be selected), 16 SCLKs per cycle, or even 8 SCLKs per cycle (when adjusted SDO timing is selected); see Figure 33 and Figure 34 for details.

The 8-bit mode can be used when faster throughput is needed and the digital result is not as critical. By switching to the 8-bit conversion mode, a conversion is complete four internal conversion clock cycles earlier and also takes less time to transfer the result. The internal conversion clock runs at twice the speed (4MHz typical) than the 12-bit conversion mode. This faster conversion and transfer saves power.

Conversion Clock and Conversion Time

The TSC2008-Q1 contains an internal clock that drives the state machines that perform the many functions of the device. This clock is divided down to provide a clock that runs the A/D converter. The 8-bit ADC mode uses a 4MHz clock and the 12-bit ADC mode uses a 2MHz clock. The actual frequency of this internal clock is slower than the name suggests, and varies with the supply voltage.



Data Format

The TSC2008-Q1 output data are in Straight Binary format as shown in Figure 30. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.



- (1) Reference voltage at converter: +REF (–REF). See Figure 25.
- (2) Input voltage at converter, after multiplexer: +IN (–IN). See Figure 25.

Figure 30. Ideal Input Voltages and Output Codes



ZHCS254 – JUNE 2011

12-BIT OPERATION TIMING

A single touch result can be easily achieved using 24 SCLKs per cycle operation when the 12-bit ADC mode is used, as shown in Figure 31. However, because this operation uses slightly more bus bandwidth, a more efficient method is to overlap the control bytes with the conversion result using 16 SCLKs per cycle operation; see Figure 32.



NOTES: (1) For Y-Position, Driver 1 is on X+ is selected, and Driver 2 is off. For X-Position, Driver 1 is off, Y+ is selected, and Driver 2 is on. Y- will turn on when power-down mode is entered and PD0 = 0.

(2) Drivers will remain on if PD0 = 1 (no power down) until selected input channel, or power-down mode is changed, or \overline{CS} is high.

Figure 31. Conversion Timing—12-Bit Mode, 24 SCLKs per Cycle, 8-Bit Bus Interface

The control bits for conversion n + 1 can be overlapped with conversion n to allow for a conversion every 16 clock cycles, as shown in Figure 32. After submitting the control bits, the TSC2008-Q1 uses the internal clock to acquire data from seven conversions (see Figure 29). Deselecting the TSC2008-Q1 ($\overline{CS} = '1'$) during this time period allows the host to communicate with the other peripherals using the same SPI bus before reading out the ADC data.







www.ti.com.cn

8-BIT OPERATION TIMING

If the 8-bit ADC mode produces an acceptable result, then 16 SCLKs per cycle operation can also be used, as shown in Figure 33. If SDO is released one-half SCLK cycle earlier (with the SDO adjusted option), the fastest transfer (eight SCLKs per cycle) is achievable; see Figure 34.



Figure 33. Conversion Timing—8-Bit Mode, 16 SCLKs per Cycle, 8-Bit Bus Interface, without Adjusted SDO Timing (TSC2046-Compatible)



Figure 34. Conversion Timing—8-Bit Mode, 8 SCLKs per Cycle, 8-Bit Bus Interface, with Adjusted SDO Timing



POWER DISSIPATION

There are two major power modes for the TSC2008-Q1: full-power (PD0 = '1') and auto power-down (PD0 = '0'). Unlike its predecessor, the TSC2046/2046E (where operation is synchronous to SCLK and therefore power depends on the SCLK frequency), the TSC2008-Q1 uses an internal clock for conversion and is asynchronous to SCLK. TSC2008-Q1 power consumption depends on the sample rate and is minimally affected by the SCLK frequency. Figure 31 shows a timing example using 12-bit resolution and 24 SCLKs per cycle. There are approximately 2.5 SCLKs of acquisition time used at the end of the 8-bit command cycle. When the preprocessing filter is on, the next six acquisition cycles are controlled by the internal conversion clock instead of relying on the external SCLK. A conversion time follows each acquisition time. Because there are six more conversions to be completed, and also because of the power used from preprocessing, the power consumption when the filter is on is higher than the power consumed without the filter at the same output rate, as shown in Figure 35. This timing sequence also applies to Figure 32 to Figure 34. Thus, using the TSC2008-Q1, power consumption can be very low, even with a low SCLK frequency.



Figure 35. Sample Output Rate vs Supply Current (with and without MAV filter)

Another important consideration for power dissipation is the reference mode of the converter. In the single-ended reference mode, the touch panel drivers are on only when the analog input voltage is being acquired (see Figure 31 and Table 4). The external device (for example, a resistive touch screen), therefore, is only powered during the acquisition period. In the differential reference mode, the external device must be powered throughout the acquisition and conversion periods (see Figure 31). If the conversion rate is high, using this mode could substantially increase power dissipation.

THROUGHPUT RATE AND SPI BUS TRAFFIC

Although the internal A/D converter has a sample rate of up to 200kSPS, the throughput presented at the bus is much lower. The rate is reduced because preprocessing manages the redundant work of filtering out noise. The throughput is further limited by the SPI bus bandwidth, which is determined by the supply voltage and what the host processor can support. The effective throughput is approximately 20kSPS at 8-bit resolution, or 10kSPS at 12-bit resolution. The preprocessing saves a large portion of the SPI bandwidth for the system to use on other devices.

Each sample and conversion takes 19 CCLK cycles (12-bit), or 16 CCLK cycles (8-bit). The TSC2008-Q1 contains an internal clock that drives the state machines that perform the many functions of the device. This clock is divided down to provide a clock that runs the A/D converter. The 8-bit ADC mode uses a 4MHz clock and the 12-bit ADC mode uses a 2MHz clock. The actual frequency of this internal clock is slower than the name suggests, and varies with the supply voltage. For a typical internal 4MHz OSC clock, the frequency actually ranges from 3.66MHz to 3.82MHz. For VDD = 1.2V, the frequency reduces to 3.19MHz, which gives a 3.19MHz/16 = 199kSPS raw A/D converter sample rate.



12-Bit Operation

For 12-bit operation, sending the conversion result across the SPI bus takes 16 or 24 bus clocks (SCLK clock); see Figure 32 and Figure 31. There is an additional SCLK to be added to accommodate the cycle overhead (time between consecutive cycles) so that the total bus cycle time used for calculating the throughput is actually 17 or 25 bus clocks (SCLK clock), respectively. Using a TSC2046-compatible SDO output mode or an SDO-adjusted output mode does not affect the transmission time.

Seven sample-and-conversions take (19 x 7) internal clocks to complete. The MAV filter loop requires 19 internal clocks. For VDD = 1.2V, the complete processed data cycle time calculations are shown in Table 6. Because the first acquisition cycle overlaps with the I/O cycle, four CCLKs must be deducted from the total CCLK cycles. The total time required is $(19 \times 7 + 19) - 4 = 148$ CCLKs plus I/O.

8-Bit Operation

For 8-bit operation, sending the conversion result across the SPI bus takes 8, 16, or 24 bus clocks (SCLK clock); see Figure 34, Figure 33, and Figure 31. There is an additional SCLK to be added to accommodate the cycle overhead (time between consecutive cycles) so that the total bus cycle time used for calculating the throughput is actually 9, 17, or 25 bus clocks (SCLK clock), respectively. Sending the conversion result takes 17 or 25 SCLKs using 8-bit resolution and a TSC2046-compatible SDO output mode. If an SDO-adjusted output mode is used with 8-bit resolution, it takes only 9 or 17 SCLKs to send the result back to host.

Seven sample-and-conversions take (16 x 7) internal clocks to complete. The MAV filter loop takes 19 internal clocks. For VDD = 1.2V, the complete processed data cycle time calculations are shown in Table 6. Because the first acquisition cycle is overlapped with the I/O cycle, four CCLKs must be deducted from the total CCLK cycles. The total time required is $(16 \times 7 + 19) - 4 = 127$ CCLKs plus I/O.

f _{SCLK} = 100kHz (Period =	10µs)
8-Bit	17 × 10µs + 127 × 322.6ns = 211.0µs
12-Bit	25 × 10µs + 148 × 645.2ns = 345.5µs
f _{SCLK} = 1MHz (Period = 1	µs)
8-Bit	17 × 1µs + 127 × 322.6ns = 58.0µs
12-Bit	25 × 1µs + 148 × 645.2ns = 120.5µs
f _{SCLK} = 2MHz (Period = 5	00ns)
8-Bit	17 × 500ns + 127 × 322.6ns = 49.5µs
12-Bit	25 × 500ns + 148 × 645.2ns = 108.0µs
f _{SCLK} = 2.5MHz (Period =	400ns)
8-Bit	17 × 400ns + 127 × 322.6ns = 47.8µs
12-Bit	25 × 400ns + 148 × 645.2ns = 105.5µs
f _{SCLK} = 4MHz (Period = 2	50ns)
8-Bit	17 × 250ns + 127 × 322.6ns = 45.2µs
12-Bit	25 × 250ns + 148 × 645.2ns = 101.7µs
f _{SCLK} = 10MHz (Period =	100ns)
8-Bit	17 × 100ns + 127 × 322.6ns = 42.7µs
12-Bit	25 × 100ns + 148 × 645.2ns = 98.0µs
f _{SCLK} = 16MHz (Period =	62.5ns)
8-Bit	17 × 62.5ns + 127 × 322.6ns = 42.0µs
12-Bit	25 × 62.5ns + 148 × 645.2ns = 97.1µs
f _{SCLK} = 25MHz (Period =	40ns)
8-Bit	17 × 40ns + 127 × 322.6ns = 41.7µs
12-Bit	25 × 40ns + 148 × 645.2ns = 96.5µs

Table 6. Measurement Cycle Time Calculations^{(1) (2)}

(1) 8-bit mode cycle time is calculated based on SDO-adjusted output mode.

(2) CCLK period used for calculation is worst-case at 1.2V supply, 322.6ns.



As an example, use V_{DD} = 1.2V and 12-bit mode with 2MHz SPI clock (f_{SCLK} = 2MHz). The equivalent TSC throughput is at least seven times faster than the effective throughput across the bus (9.26k x 7 = 64.82kSPS). The supply current to the TSC for this rate and configuration is 240.08µA. To achieve an equivalent sample throughput of 8.2kSPS using the device without preprocessing, the TSC2008-Q1 consumes only (8.2/64.82) × 240.08µA = 30.37µA.

SUPPLY VOLTAGE	SPI BUS SPEED (f _{SCLK})	RESOLUTION	TSC CONVERSION CYCLE TIME (µs)	EFFECTIVE THROUGHPUT (kSPS)	EQUIVALENT THROUGHPUT (kSPS)	NO. OF SCL	NO. OF CCLK	f _{cc∟ĸ} (kHz)	CCLK PERIODS (ns)
	400111	8-bit	204.3	4.89	34.26	17	127	3700	270.3
	100kHz	12-bit	330.0	3.03	21.21	25	148	1850	540.5
		8-bit	51.3	19.48	136.39	17	127	3700	270.3
	TMHZ	12-bit	105.0	9.52	66.67	25	148	1850	540.5
	2011-	8-bit	42.8	23.35	163.46	17	127	3700	270.3
		12-bit	92.5	10.81	75.68	25	148	1850	540.5
		8-bit	41.1	24.32	170.22	17	127	3700	270.3
2.71	2.510112	12-bit	90.0	11.11	77.78	25	148	1850	540.5
2.7 V	4111-7	8-bit	38.6	25.92	181.47	17	127	3700	270.3
	4101112	12-bit	86.3	11.59	81.16	25	148	1850	540.5
	10MHz	8-bit	36.0	27.76	194.31	17	127	3700	270.3
	1010112	12-bit	82.5	12.12	84.85	25	148	1850	540.5
	16MHz	8-bit	35.4	28.26	197.81	17	127	3700	270.3
	TOWITIZ	12-bit	81.6	12.26	85.82	25	148	1850	540.5
	25MHz	8-bit	35.0	28.57	199.98	17	127	3700	270.3
	2010112	12-bit	81.0	12.35	86.42	25	148	1850	540.5
		8-bit	205.3	4.87	34.10	17	127	3600	277.8
	100kHz	12-bit	332.2	3.01	21.07	25	148	1800	555.6
		8-bit	52.3	19.13	133.90	17	127	3600	277.8
	1MHz	12-bit	107.2	9.33	65.28	25	148	1800	555.6
	01411-	8-bit	43.8	22.84	159.90	17	127	3600	277.8
	ZMHZ	12-bit	94.7	10.56	73.90	25	148	1800	555.6
4.01/	0.5141-	8-bit	42.1	23.77	166.36	17	127	3600	277.8
1.8V	2.510172	12-bit	92.2	10.84	75.90	25	148	1800	555.6
		8-bit	39.5	25.30	177.09	17	127	3600	277.8
	411112	12-bit	88.5	11.30	79.12	25	148	1800	555.6
	10MHz	8-bit	37.0	27.04	189.30	17	127	3600	277.8
	1010112	12-bit	84.7	11.80	82.62	25	148	1800	555.6
		8-bit	36.3	27.52	192.62	17	127	3600	277.8
	1010112	12-bit	83.8	11.94	83.55	25	148	1800	555.6
		8-bit	211.0	4.74	33.18	17	127	3100	322.5
	100kHz	12-bit	345.5	2.89	20.26	25	148	1550	645.2
	1MHz	8-bit	58.0	17.25	120.76	17	127	3100	322.5
		12-bit	120.5	8.3	58.10	25	148	1550	645.2
		8-bit	49.5	20.22	141.51	17	127	3100	322.5
	2MHz	12-bit	108.0	9.26	64.82	25	148	1550	645.2
1.2V	0.52411	8-bit	47.8	20.93	146.54	17	127	3100	322.5
	2.5MHz	12-bit	105.5	9.48	66.36	25	148	1550	645.2
		8-bit	45.2	22.12	154.81	17	127	3100	322.5
	4MHz	12-bit	101.7	9.83	68.81	25	148	1550	645.2
	EN41-	8-bit	44.4	22.54	157.77	17	127	3100	322.5
	SIVIHZ	12-bit	100.5	9.95	69.66	25	148	1550	645.2

Table 7. Effective and Equivalent Throughput Rates



TSC2008-Q1

RESET

www.ti.com.cn

The TSC2008-Q1 can be reset with three different methods: power-on reset (POR), software reset, and the proprietary SureSet function. The configuration bits (see Table 3, bit[3:1]) accessible through the setup command ('010') are reset to the respective default values listed in Table 3 after any reset occurs (POR, software reset, or SureSet).

Software Reset

The TSC2008-Q1 has a software reset command that can be issued by submitting the 8-bit command '1010 0001' via the SPI, as shown in Figure 36. This command resets the device to the default configuration. All the settings in the control byte are reset to default values (see Table 2 and Table 3).



Figure 36. Software Reset Timing

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tsu(CSF-SCLK1R)	Enchle load time	1.2V ≤ VDD < 1.6V	22		ns
	Enable lead time	1.6 ≤ VDD < 3.6V	14		ns
	Fuchie in the s	1.2V ≤ VDD < 1.6V	50		ns
	Enable lag time	1.6 ≤ VDD < 3.6V	20		ns
t _{D(RESET)}	Reset period requirement		200		ns

Table 8. Timing Requirements for Figure 36

SureSet

The TSC2008-Q1 uses SureSet, a unique reset function. SureSet works in the same way as a hardware reset except that it does not require a dedicated reset pin on the device. SureSet works independently from the software reset and power-on reset. For example, the software reset works only after the interface (internal state machine) is fully functional, whereas SureSet works without the interface. In the unlikely event that the host becomes out-of-sync with the TSC2008-Q1, and forcing CS high does not reset the state machine, the host can submit a 24-bit sequence (0x06D926) that resets the device to a default state (the same as the power-up state), as shown in Figure 37. In order to reset the TSC2008-Q1, the device must be selected (CS low) before submitting this sequence.



Figure 37. SureSet Timing



ZHCS254 – JUNE 2011 Power-On Reset

During TSC2008-Q1 power up, an internal power-on reset (POR) is triggered if the power-supply ramping meets the timing requirements shown in Figure 38 and listed in Table 9. The recommended and typical V_{DD} off times are shown in Figure 39. The POR brings the TSC2008-Q1 to the default working condition. If the system is not able to meet the power ramping timing requirements, or if the system is not properly reset (even after a POR), then including the SureSet reset in the initialization routine is recommended.



Figure 38. Power-On Reset Timing

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{VDD_OFF_RAMP}	$T_A = -40^{\circ}C$ to $+105^{\circ}C$	2		kV/s
	$T_A = -40^{\circ}C$ to $+105^{\circ}C$	1		s
VDD_OFF	$T_{A} = -20^{\circ}C \text{ to } +105^{\circ}C$	0.3		S
t _{VDD_ON_RAMP}	$T_A = -40^{\circ}C$ to $+105^{\circ}C$	12		kV/s
t _{DEVICE_READY}	$T_A = -20^{\circ}C$ to $+105^{\circ}C$	2		ms

Table 9. Timing Requirements for Figure 38



Figure 39. V_{DD} Off Time vs Temperature



LAYOUT

The following layout suggestions should obtain optimum performance from the TSC2008-Q1. Keep in mind that many portable applications have conflicting requirements for power, cost, size, and weight. In general, most portable devices have fairly clean power and grounds because most of the internal components are very low power. This situation would mean less bypassing for the converter power and less concern regarding grounding. However, each situation is unique and the following suggestions should be reviewed carefully.

For optimum performance, care should be taken with the physical layout of the TSC2008-Q1 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just before latching the output of the analog comparator. Therefore, during any single conversion for an *n*-bit SAR converter, there are *n* windows in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the SCLK input.

With this in mind, power to the TSC2008-Q1 should be clean and well-bypassed. A 0.1μ F ceramic bypass capacitor should be placed as close to the device as possible. In addition, a 1μ F to 10μ F capacitor may also be needed if the impedance of the connection between VDD/REF and the power supply is high.

A bypass capacitor is generally not needed on the VDD/REF pin because the internal reference is buffered by an internal op amp. If an external reference voltage originates from an op amp, make sure that it can drive any bypass capacitor that is used without oscillation.

The TSC2008-Q1 architecture offers no inherent rejection of noise or voltage variation with regard to using an external reference input, which is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply appear directly in the digital results. While high-frequency noise can be filtered out, voltage variation as a result of line frequency (50Hz or 60Hz) can be difficult to remove. Some package options have pins labeled as VOID. Avoid any active trace going under any pin marked as VOID unless it is shielded by a ground or power plane.

The GND pin should be connected to a clean ground point. In many cases, this point is the analog ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply entry or battery connection point. The ideal layout includes an analog ground plane dedicated to the converter and associated analog circuitry.

In the specific case of use with a resistive touch screen, care should be taken with the connection between the converter and the touch screen. Because resistive touch screens have fairly low resistance, the interconnection should be as short and robust as possible. Loose connections can be a source of error when the contact resistance changes with flexing or vibrations.

As indicated previously, noise can be a major source of error in touch-screen applications (for example, applications that require a back-lit LCD panel). This electromagnetic interference (EMI) noise can be coupled through the LCD panel to the touch screen and cause flickering of the converted A/D converter data. Several things can be done to reduce this error, such as using a touch screen with a bottom-side metal layer connected to ground, which couples the majority of noise to ground. Additionally, filtering capacitors, from Y+, Y–, X+, and X– to ground, can also help. Note, however, that the use of these capacitors increases screen settling time and requires a longer time for panel voltages to stabilize. The resistor value varies depending on the touch screen sensor used. The PENIRQ pull-up resistor (R_{IRQ}) may be adequate for most of sensors. If not used, the general-purpose analog input to the converter (AUX) should be connected to the analog ground plane.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TSC2008TRGVRQ1	ACTIVE	VQFN	RGV	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	TSC 2008T	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGV 16

4 x 4, 0.65 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RGV0016A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGV0016A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGV0016A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司